


## DS3231 RTC Real Time Clock Datenblatt



**Contents:**

- 1. General Description**
- 2. Features**
- 3. Applications**
- 4. Typical Operating Circuit**
- 5. Absolute Maximum Ratings**
- 6. Recommended DC Operating Conditions**
- 7. Electrical Characteristics**
- 8. AC Electrical Characteristics**
- 9. Power-Switch Characteristics**
- 10. Pushbutton Reset Timing**
- 11. Power-Switch Timing**
- 12. Data Transfer on I<sup>2</sup> C Serial Bus**
- 13. Typical Operating Characteristics**
- 14. Block Diagram**
- 15. Pin Description**
- 16. Detailed Description**
- 17. Operation**
- 18. Address Map**
- 19. I<sup>2</sup> C Interface**
- 20. Clock and Calendar**
- 21. Alarms**
- 22. Control Register (0Eh)**
- 23. Special-Purpose Registers**
- 24. Status Register (0Fh)**
- 25. Crystal Aging**
- 26. Crystal Aging Offset (10h)**
- 27. Temperature Register (Upper Byte) (11h)**
- 28. Temperature Register (Lower Byte) (12h)**
- 29. Temperature Registers (11h–12h)**
- 30. I<sup>2</sup> C Serial Data Bus**
- 31. Handling, PC Board Layout, and Assembly**
- 32. Pin Configuration**
- 33. Chip Information**
- 34. Thermal Information**

## 1. General Description

The DS3231 is a low-cost, extremely accurate I<sup>2</sup>C realtime clock (RTC) with an integrated temperaturecompensated crystal oscillator (TCXO) and crystal. The device incorporates a battery input, and maintains accurate timekeeping when main power to the device is interrupted. The integration of the crystal resonator enhances the long-term accuracy of the device as well as reduces the piece-part count in a manufacturing line. The DS3231 is available in commercial and industrial temperature ranges, and is offered in a 16-pin, 300-mil SO package. The RTC maintains seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in either the 24-hour or 12-hour format with an  $\overline{\text{AM/PM}}$  indicator. Two programmable time-of-day alarms and a programmable square-wave output are provided. Address and data are transferred serially through an I<sup>2</sup>C bidirectional bus.

A precision temperature-compensated voltage reference and comparator circuit monitors the status of V<sub>CC</sub> to detect power failures, to provide a reset output, and to automatically switch to the backup supply when necessary. Additionally, the  $\overline{\text{RST}}$  pin is monitored as a pushbutton input for generating a reset externally.


## 2. Features

- Accuracy  $\pm 2\text{ppm}$  from 0°C to +40°C
- Accuracy  $\pm 3.5\text{ppm}$  from -40°C to +85°C
- Battery Backup Input for Continuous Timekeeping
- Operating Temperature Ranges
  - Commercial: 0°C to +70°C
  - Industrial: -40°C to +85°C
- Low-Power Consumption
- Real-Time Clock Counts Seconds, Minutes, Hours, Day, Date, Month, and Year with Leap Year Compensation Valid Up to 2100
- Two Time-of-Day Alarms
- Programmable Square-Wave Output
- Fast (400kHz) I2C Interface
- 3.3V Operation
- Digital Temp Sensor Output:  $\pm 3^\circ\text{C}$  Accuracy
- Register for Aging Trim
- $\overline{\text{RST}}$  Input/Output
- UL Recognized

### 3. Applications

Servers  
Telematics  
Utility Power Meters  
GPS

### 4. Typical Operating Circuit



### 5. Absolute Maximum Ratings

Voltage Range on  $V_{CC}$ ,  $V_{BAT}$ , 32kHz, SCL, SDA,  $\overline{RST}$ ,  
 $\overline{INT/SQW}$  Relative to Ground.....-0.3V to +6.0V

Operating Temperature Range

(noncondensing) .....-40°C to +85°C

Junction Temperature.....+125°C

Storage Temperature Range .....-40°C to +85°C

Lead Temperature

(Soldering, 10s).....+260°C/10s

Soldering Temperature.....See the Handling,  
PC Board Layout, and Assembly section.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 6. Recommended DC Operating Conditions

( $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.) (Notes 1, 2)

| PARAMETER  | SYMBOL    | CONDITIONS    | MIN                 | TYP | MAX                  | UNITS |
|--|-----------|---------------|---------------------|-----|----------------------|-------|
| Supply Voltage   | $V_{CC}$  |               | 2.3                 | 3.3 | 5.5                  | V     |
|  | $V_{BAT}$ |               | 2.3                 | 3.0 | 5.5                  | V     |
| Logic 1 Input SDA, SCL                                     | $V_{IH}$  |               | $0.7 \times V_{CC}$ |     | $V_{CC} + 0.3$       | V     |
| Logic 0 Input SDA, SCL                                     | $V_{IL}$  |               | -0.3                |     | $+0.3 \times V_{CC}$ | V     |
| Pullup Voltage<br>(SDA, SCL, 32kHz, $\overline{INT}/SQW$ ) | $V_{PU}$  | $V_{CC} = 0V$ |                     |     | 5.5V                 | V     |

## 7. Electrical Characteristics

( $V_{CC} = 2.3V$  to  $5.5V$ ,  $V_{CC} > V_{BAT}$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.) (Typical values are at  $V_{CC} = 3.3V$ ,  $V_{BAT} = 3.0V$ , and  $T_A = +25^\circ C$ , unless otherwise noted.) (Notes 1, 2)

| PARAMETER  | SYMBOL        | CONDITIONS  | MIN              | TYP   | MAX  | UNITS   |
|--|---------------|---|------------------|-------|------|---------|
| Active Supply Current                                    | $I_{CCA}$     | (Notes 3, 4)  | $V_{CC} = 3.63V$ |       | 200  | $\mu A$ |
|  |               |   | $V_{CC} = 5.5V$  |       | 300  |         |
| Standby Supply Current                                   | $I_{CCS}$     | I <sup>2</sup> C bus inactive, 32kHz output on, SQW output off (Note 4) | $V_{CC} = 3.63V$ |       | 110  | $\mu A$ |
|  |               |   | $V_{CC} = 5.5V$  |       | 170  |         |
| Temperature Conversion Current                           | $I_{CCSCONV}$ | I <sup>2</sup> C bus inactive, 32kHz output on, SQW output off          | $V_{CC} = 3.63V$ |       | 575  | $\mu A$ |
|  |               |   | $V_{CC} = 5.5V$  |       | 650  |         |
| Power-Fail Voltage                                       | $V_{PF}$      |   | 2.45             | 2.575 | 2.70 | V       |
| Logic 0 Output, 32kHz, $\overline{INT}/SQW$ , SDA        | $V_{OL}$      | $I_{OL} = 3mA$  |                  |       | 0.4  | V       |
| Logic 0 Output, $\overline{RST}$                         | $V_{OL}$      | $I_{OL} = 1mA$  |                  |       | 0.4  | V       |
| Output Leakage Current 32kHz, $\overline{INT}/SQW$ , SDA | $I_{LO}$      | Output high impedance   | -1               | 0     | +1   | $\mu A$ |
| Input Leakage SCL  | $I_{LI}$      |   | -1               |       | +1   | $\mu A$ |
| $\overline{RST}$ Pin I/O Leakage                         | $I_{OL}$      | $\overline{RST}$ high impedance (Note 5)                                | -200             |       | +10  | $\mu A$ |
| $V_{BAT}$ Leakage Current<br>( $V_{CC}$ Active)          | $I_{BATLKG}$  |   |                  | 25    | 100  | nA      |



( $V_{CC} = 2.3V$  to  $5.5V$ ,  $V_{CC} > V$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.) (Typical values are at  $V_{CC} = 3.3V$ ,  $V_{BAT} = 3.0V$ , and  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Notes 1, 2)

| PARAMETER  | SYMBOL             | CONDITIONS   |                                  | MIN | TYP       | MAX       | UNITS       |
|--|--------------------|--|----------------------------------|-----|-----------|-----------|-------------|
| Output Frequency                                 | $f_{OUT}$          | $V_{CC} = 3.3V$ or $V_{BAT} = 3.3V$                      |                                  |     | 32.768    |           | kHz         |
| Frequency Stability vs. Temperature (Commercial) | $\Delta f/f_{OUT}$ | $V_{CC} = 3.3V$ or $V_{BAT} = 3.3V$ , aging offset = 00h | $0^{\circ}C$ to $+40^{\circ}C$   |     |           | $\pm 2$   | ppm         |
|  |                    |  | $>40^{\circ}C$ to $+70^{\circ}C$ |     |           | $\pm 3.5$ |             |
| Frequency Stability vs. Temperature (Industrial) | $\Delta f/f_{OUT}$ | $V_{CC} = 3.3V$ or $V_{BAT} = 3.3V$ , aging offset = 00h | $-40^{\circ}C$ to $<0^{\circ}C$  |     |           | $\pm 3.5$ | ppm         |
|  |                    |  | $0^{\circ}C$ to $+40^{\circ}C$   |     |           | $\pm 2$   |             |
|  |                    |  | $>40^{\circ}C$ to $+85^{\circ}C$ |     |           | $\pm 3.5$ |             |
| Frequency Stability vs. Voltage                  | $\Delta f/V$       |  |                                  |     | 1         |           | ppm/V       |
| Trim Register Frequency Sensitivity per LSB      | $\Delta f/LSB$     | Specified at:  | $-40^{\circ}C$                   |     | 0.7       |           | ppm         |
|  |                    |  | $+25^{\circ}C$                   |     | 0.1       |           |             |
|  |                    |  | $+70^{\circ}C$                   |     | 0.4       |           |             |
|  |                    |  | $+85^{\circ}C$                   |     | 0.8       |           |             |
| Temperature Accuracy                             | Temp               | $V_{CC} = 3.3V$ or $V_{BAT} = 3.3V$                      |                                  | -3  |           | +3        | $^{\circ}C$ |
| Crystal Aging                                    | $\Delta f/f_0$     | After reflow, not production tested                      | First year                       |     | $\pm 1.0$ |           | ppm         |
|  |                    |  | 0–10 years                       |     | $\pm 5.0$ |           |             |

( $V_{CC} = 0V$ ,  $V_{BAT} = 2.3V$  to  $5.5V$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.) (Note 1)

| PARAMETER                      | SYMBOL      | CONDITIONS   |                   | MIN | TYP  | MAX | UNITS   |
|--------------------------------|-------------|--|-------------------|-----|------|-----|---------|
| Active Battery Current         | $I_{BATA}$  | $\overline{E}OSC = 0$ , BBSQW = 0, SCL = 400kHz (Note 4)   | $V_{BAT} = 3.63V$ |     |      | 70  | $\mu A$ |
|                                |             |  | $V_{BAT} = 5.5V$  |     |      | 150 |         |
| Timekeeping Battery Current    | $I_{BATT}$  | $\overline{E}OSC = 0$ , BBSQW = 0, EN32kHz = 1, SCL = SDA = 0V or SCL = SDA = $V_{BAT}$ (Note 4) | $V_{BAT} = 3.63V$ |     | 0.84 | 3.0 | $\mu A$ |
|                                |             |  | $V_{BAT} = 5.5V$  |     | 1.0  | 3.5 |         |
| Temperature Conversion Current | $I_{BATTC}$ | $\overline{E}OSC = 0$ , BBSQW = 0, SCL = SDA = 0V or SCL = SDA = $V_{BAT}$                       | $V_{BAT} = 3.63V$ |     |      | 575 | $\mu A$ |
|                                |             |  | $V_{BAT} = 5.5V$  |     |      | 650 |         |
| Data-Retention Current         | $I_{BATDR}$ | $\overline{E}OSC = 1$ , SCL = SDA = 0V, $+25^{\circ}C$   |                   |     |      | 100 | nA      |

## 8. AC Electrical Characteristics

( $V_{CC} = V_{CC(MIN)}$  to  $V_{CC(MAX)}$  or  $V_{BAT} = V_{BAT(MIN)}$  to  $V_{BAT(MAX)}$ ,  $V_{BAT} > V_{TA} = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.) (Note 1)


| PARAMETER   | SYMBOL              | CONDITIONS    | MIN               | TYP | MAX  | UNITS |
|---|---------------------|---------------|-------------------|-----|------|-------|
| SCL Clock Frequency   | f <sub>SCL</sub>    | Fast mode     | 100               |     | 400  | kHz   |
|   |                     | Standard mode | 0                 |     | 100  |       |
| Bus Free Time Between STOP and START Conditions                   | t <sub>BUF</sub>    | Fast mode     | 1.3               |     |      | μs    |
|   |                     | Standard mode | 4.7               |     |      |       |
| Hold Time (Repeated) START Condition (Note 6)                     | t <sub>HD:STA</sub> | Fast mode     | 0.6               |     |      | μs    |
|   |                     | Standard mode | 4.0               |     |      |       |
| Low Period of SCL Clock   | t <sub>LOW</sub>    | Fast mode     | 1.3               |     |      | μs    |
|   |                     | Standard mode | 4.7               |     |      |       |
| High Period of SCL Clock  | t <sub>HIGH</sub>   | Fast mode     | 0.6               |     |      | μs    |
|   |                     | Standard mode | 4.0               |     |      |       |
| Data Hold Time (Notes 7, 8)                                       | t <sub>HD:DAT</sub> | Fast mode     | 0                 |     | 0.9  | μs    |
|   |                     | Standard mode | 0                 |     | 0.9  |       |
| Data Setup Time (Note 9)  | t <sub>SU:DAT</sub> | Fast mode     | 100               |     |      | ns    |
|   |                     | Standard mode | 250               |     |      |       |
| Start Setup Time  | t <sub>SU:STA</sub> | Fast mode     | 0.6               |     |      | μs    |
|   |                     | Standard mode | 4.7               |     |      |       |
| Rise Time of Both SDA and SCL Signals (Note 10)                   | t <sub>R</sub>      | Fast mode     | 20 +              |     | 300  | ns    |
|   |                     | Standard mode | 0.1C <sub>B</sub> |     | 1000 |       |
| Fall Time of Both SDA and SCL Signals (Note 10)                   | t <sub>F</sub>      | Fast mode     | 20 +              |     | 300  | ns    |
|   |                     | Standard mode | 0.1C <sub>B</sub> |     | 300  |       |
| Setup Time for STOP Condition                                     | t <sub>SU:STO</sub> | Fast mode     | 0.6               |     |      | μs    |
|   |                     | Standard mode | 4.7               |     |      |       |
| Capacitive Load for Each Bus Line (Note 10)                       | C <sub>B</sub>      |               |                   |     | 400  | pF    |
| Capacitance for SDA, SCL  | C <sub>I/O</sub>    |               |                   | 10  |      | pF    |
| Pulse Width of Spikes That Must Be Suppressed by the Input Filter | t <sub>SP</sub>     |               |                   | 30  |      | ns    |
| Pushbutton Debounce   | PB <sub>DB</sub>    |               |                   | 250 |      | ms    |
| Reset Active Time   | t <sub>RST</sub>    |               |                   | 250 |      | ms    |
| Oscillator Stop Flag (OSF) Delay                                  | t <sub>OSF</sub>    | (Note 11)     |                   | 100 |      | ms    |
| Temperature Conversion Time                                       | t <sub>CONV</sub>   |               |                   | 125 | 200  | ms    |

## 9. Power-Switch Characteristics


( $T_A = T_{MIN}$  to  $T_{MAX}$ )

| PARAMETER   | SYMBOL            | CONDITIONS | MIN | TYP | MAX | UNITS |
|---|-------------------|------------|-----|-----|-----|-------|
| V <sub>CC</sub> Fall Time; V <sub>PF(MAX)</sub> to V <sub>PF(MIN)</sub> | t <sub>VCCF</sub> |            | 300 |     |     | μs    |
| V <sub>CC</sub> Rise Time; V <sub>PF(MIN)</sub> to V <sub>PF(MAX)</sub> | t <sub>VCCR</sub> |            | 0   |     |     | μs    |
| Recovery at Power-Up  | t <sub>REC</sub>  | (Note 12)  |     | 250 | 300 | ms    |


## 10. Pushbutton Reset Timing



## 11. Power-Switch Timing



## 12. Data Transfer on I<sup>2</sup>C Serial Bus





**Note 1:** Limits at  $-40^{\circ}\text{C}$  are guaranteed by design and not production tested.

**Note 2:** All voltages are referenced to ground.

**Note 3:**  $I_{\text{CCA}}$ —SCL clocking at max frequency = 400kHz.

**Note 4:** Current is the averaged input current, which includes the temperature conversion current.

**Note 5:** The  $\overline{\text{RST}}$  pin has an internal  $50\text{k}\Omega$  (nominal) pullup resistor to  $V_{\text{CC}}$ .

**Note 6:** After this period, the first clock pulse is generated.

**Note 7:** A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the  $V_{\text{IH(MIN)}}$  of the SCL signal)

to bridge the undefined region of the falling edge of SCL.

**Note 8:** The maximum  $t_{\text{HD:DAT}}$  needs only to be met if the device does not stretch the low period ( $t_{\text{LOW}}$ ) of the SCL signal.

**Note 9:** A fast-mode device can be used in a standard-mode system, but the requirement  $t_{\text{SU:DAT}} \geq 250\text{ns}$  must then be met. This is automatically the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line

$t_{\text{R(MAX)}} + t_{\text{SU:DAT}} = 1000 + 250 = 1250\text{ns}$  before the SCL line is released.

**Note 10:**  $C_{\text{B}}$ —total capacitance of one bus line in pF.

**Note 11:** The parameter  $t_{\text{OSF}}$  is the period of time the oscillator must be stopped for the OSF flag to be set over the voltage range of


$0.0\text{V} \leq V_{\text{CC}} \leq V_{\text{CC(MAX)}}$  and  $2.3\text{V} \leq V_{\text{BAT}} \leq 3.4\text{V}$ .

**Note 12:** This delay applies only if the oscillator is enabled and running. If the  $\overline{\text{EOSC}}$  bit is a 1, the startup time of the oscillator is added to this delay.


## 13. Typical Operating Characteristics

( $V_{CC} = +3.3V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)


**STANDBY SUPPLY CURRENT  
vs. SUPPLY VOLTAGE**




**SUPPLY CURRENT  
vs. SUPPLY VOLTAGE**




**SUPPLY CURRENT  
vs. TEMPERATURE**



**FREQUENCY DEVIATION vs.  
TEMPERATURE vs. AGING VALUE**



## 14. Block Diagram



## 15. Pin Description

| PIN  | NAME                               | FUNCTION  |
|------|------------------------------------|---|
| 1    | 32kHz                              | 32kHz Output. This open-drain pin requires an external pullup resistor. It may be left open if not used.  |
| 2    | V <sub>CC</sub>                    | DC Power Pin for Primary Power Supply. This pin should be decoupled using a 0.1µF to 1.0µF capacitor. If not used, connect to ground.   |
| 3    | $\overline{\text{INT}}/\text{SQW}$ | Active-Low Interrupt or Square-Wave Output. This open-drain pin requires an external pullup resistor. It may be left open if not used. This multifunction pin is determined by the state of the INTCN bit in the Control Register (0Eh). When INTCN is set to logic 0, this pin outputs a square wave and its frequency is determined by RS2 and RS1 bits. When INTCN is set to logic 1, then a match between the timekeeping registers and either of the alarm registers activates the $\overline{\text{INT}}/\text{SQW}$ pin (if the alarm is enabled). Because the INTCN bit is set to logic 1 when power is first applied, the pin defaults to an interrupt output with alarms disabled.  |
| 4    | $\overline{\text{RST}}$            | Active-Low Reset. This pin is an open-drain input/output. It indicates the status of V <sub>CC</sub> relative to the V <sub>PF</sub> specification. As V <sub>CC</sub> falls below V <sub>PF</sub> , the $\overline{\text{RST}}$ pin is driven low. When V <sub>CC</sub> exceeds V <sub>PF</sub> , for t <sub>RST</sub> , the $\overline{\text{RST}}$ pin is driven high impedance. The active-low, open-drain output is combined with a debounced pushbutton input function. This pin can be activated by a pushbutton reset request. It has an internal 50kΩ nominal value pullup resistor to V <sub>CC</sub> . No external pullup resistors should be connected. If the crystal oscillator is disabled, the startup time of the oscillator is added to the t <sub>RST</sub> delay. |
| 5–12 | N.C.                               | No Connection. Must be connected to ground.   |
| 13   | GND                                | Ground  |
| 14   | V <sub>BAT</sub>                   | Backup Power-Supply Input. This pin should be decoupled using a 0.1µF to 1.0µF low-leakage capacitor. If the I <sup>2</sup> C interface is inactive whenever the device is powered by the V <sub>BAT</sub> input, the decoupling capacitor is not required. If V <sub>BAT</sub> is not used, connect to ground. UL recognized to ensure against reverse charging when used with a lithium battery. Go to <a href="http://www.maxim-ic.com/qa/info/ul">www.maxim-ic.com/qa/info/ul</a> .   |
| 15   | SDA                                | Serial Data Input/Output. This pin is the data input/output for the I <sup>2</sup> C serial interface. This open-drain pin requires an external pullup resistor.  |
| 16   | SCL                                | Serial Clock Input. This pin is the clock input for the I <sup>2</sup> C serial interface and is used to synchronize data movement on the serial interface.   |

## 16. Detailed Description

The DS3231 is a serial RTC driven by a temperaturecompensated 32kHz crystal oscillator. The TCXO provides a stable and accurate reference clock, and maintains the RTC to within ±2 minutes per year accuracy from -40°C to +85°C. The TCXO frequency output is available at the 32kHz pin. The RTC is a low-power clock/calendar with two programmable time-of-day alarms and a programmable square-wave output. The  $\overline{\text{INT}}/\text{SQW}$  provides either an interrupt signal due to alarm conditions or a square-wave output. The clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in either the 24-hour or 12-hour format with an  $\overline{\text{AM}}/\text{PM}$  indicator. The internal registers are accessible though an I<sup>2</sup>C bus interface. A temperature-compensated voltage reference and comparator circuit monitors the level of V<sub>CC</sub> to detect power failures and to automatically switch to the backup supply when necessary. The  $\overline{\text{RST}}$  pin provides an external pushbutton function and acts as an indicator of a power-fail event.

## 17. Operation

The block diagram shows the main elements of the DS3231. The eight blocks can be grouped into four functional groups: TCXO, power control, pushbutton function, and RTC. Their operations are described separately in the following sections.

### 32kHz TCXO

The temperature sensor, oscillator, and control logic form the TCXO. The controller reads the output of the on-chip temperature sensor and uses a lookup table to determine the capacitance required, adds the aging correction in AGE register, and then sets the capacitance selection registers. New values, including changes to the AGE register, are loaded only when a change in the temperature value occurs, or when a user-initiated temperature conversion is completed. The temperature is read on initial application of  $V_{CC}$  and once every 64 seconds afterwards.

### Power Control

This function is provided by a temperature-compensated voltage reference and a comparator circuit that monitors the  $V_{CC}$  level. When  $V_{CC}$  is greater than  $V_{PF}$ , the part is powered by  $V_{CC}$ . When  $V_{CC}$  is less than  $V_{PF}$  but greater than  $V_{BAT}$ , the DS3231 is powered by  $V_{CC}$ . If  $V_{CC}$  is less than  $V_{PF}$  and is less than  $V_{BAT}$ , the device is powered by  $V_{BAT}$ . See Table 1.

**Table 1. Power Control**

| SUPPLY CONDITION                       | POWERED BY |
|--|------------|
| $V_{CC} < V_{PF}$ , $V_{CC} < V_{BAT}$ | $V_{BAT}$  |
| $V_{CC} < V_{PF}$ , $V_{CC} > V_{BAT}$ | $V_{CC}$   |
| $V_{CC} > V_{PF}$ , $V_{CC} < V_{BAT}$ | $V_{CC}$   |
| $V_{CC} > V_{PF}$ , $V_{CC} > V_{BAT}$ | $V_{CC}$   |

To preserve the battery, the first time  $V_{BAT}$  is applied to the device, the oscillator will not start up until  $V_{CC}$  is applied, or until a valid I<sup>2</sup>C address is written to the part. Typical oscillator startup time is less than one second. Approximately 2 seconds after  $V_{CC}$  is applied, or a valid I<sup>2</sup>C address is written, the device makes a temperature measurement and applies the calculated correction to the oscillator. Once the oscillator is running, it continues to run as long as a valid power source is available ( $V_{CC}$  or  $V_{BAT}$ ), and the device continues to measure the temperature and correct the oscillator frequency every 64 seconds.



### Pushbutton Reset Function

The DS3231 provides for a pushbutton switch to be connected to the  $\overline{\text{RST}}$  output pin. When the DS3231 is not in a reset cycle, it continuously monitors the  $\overline{\text{RST}}$  signal for a low going edge. If an edge transition is detected, the DS3231 debounces the switch by pulling the  $\overline{\text{RST}}$  low. After the internal timer has expired (PBDB), the DS3231 continues to monitor the RST line. If the line is still low, the DS3231 continuously monitors the line looking for a rising edge. Upon detecting release, the DS3231 forces the  $\overline{\text{RST}}$  pin low and holds it low for  $t_{\text{RST}}$ . The same pin,  $\overline{\text{RST}}$ , is used to indicate a power-fail condition. When  $V_{\text{CC}}$  is lower than  $V_{\text{PF}}$ , an internal power-fail signal is generated, which forces the  $\overline{\text{RST}}$  pin low. When  $V_{\text{CC}}$  returns to a level above  $V_{\text{PF}}$ , the  $\overline{\text{RST}}$  pin is held low for approximately 250ms ( $t_{\text{REC}}$ ) to allow the power supply to stabilize. If the oscillator is not running (see the Power Control section) when  $V_{\text{CC}}$  is applied,  $t_{\text{REC}}$  is bypassed and  $\overline{\text{RST}}$  immediately goes high.

### Real-Time Clock

With the clock source from the TCXO, the RTC provides seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in either the 24-hour or 12-hour format with an  $\overline{\text{AM/PM}}$  indicator. The clock provides two programmable time-of-day alarms and a programmable square-wave output. The  $\overline{\text{INT/SQW}}$  pin either generates an interrupt due to alarm condition or outputs a square-wave signal and the selection is controlled by the bit  $\text{INTCN}$ .

## 18. Address Map

Figure 1 shows the address map for the DS3231 timekeeping registers. During a multibyte access, when the address pointer reaches the end of the register space (12h), it wraps around to location 00h. On an I<sup>2</sup>C START or address pointer incrementing to location 00h, the current time is transferred to a second set of registers. The time information is read from these secondary registers, while the clock may continue to run. This eliminates the need to reread the registers in case the main registers update during a read.



| ADDRESS | BIT 7<br>MSB | BIT 6      | BIT 5            | BIT 4    | BIT 3   | BIT 2 | BIT 1 | BIT 0<br>LSB | FUNCTION          | RANGE                 |
|---------|--------------|------------|------------------|----------|---------|-------|-------|--------------|-------------------|-----------------------|
| 00H     | 0            | 10 Seconds |                  |          | Seconds |       |       |              | Seconds           | 00-59                 |
| 01H     | 0            | 10 Minutes |                  |          | Minutes |       |       |              | Minutes           | 00-59                 |
| 02H     | 0            | 12/24      | AM/PM<br>10 Hour | 10 Hour  | Hour    |       |       |              | Hours             | 1-12 + AM/PM<br>00-23 |
| 03H     | 0            | 0          | 0                | 0        | 0       | Day   |       |              | Day               | 1-7                   |
| 04H     | 0            | 0          | 10 Date          |          | Date    |       |       |              | Date              | 00-31                 |
| 05H     | Century      | 0          | 0                | 10 Month | Month   |       |       |              | Month/<br>Century | 01-12 +<br>Century    |
| 06H     | 10 Year      |            |                  |          | Year    |       |       |              | Year              | 00-99                 |
| 07H     | A1M1         | 10 Seconds |                  |          | Seconds |       |       |              | Alarm 1 Seconds   | 00-59                 |
| 08H     | A1M2         | 10 Minutes |                  |          | Minutes |       |       |              | Alarm 1 Minutes   | 00-59                 |
| 09H     | A1M3         | 12/24      | AM/PM<br>10 Hour | 10 Hour  | Hour    |       |       |              | Alarm 1 Hours     | 1-12 + AM/PM<br>00-23 |
| 0AH     | A1M4         | DY/DT      | 10 Date          |          | Day     |       |       |              | Alarm 1 Day       | 1-7                   |
|         |              |            |                  |          | Date    |       |       |              | Alarm 1 Date      | 1-31                  |
| 0BH     | A2M2         | 10 Minutes |                  |          | Minutes |       |       |              | Alarm 2 Minutes   | 00-59                 |
| 0CH     | A2M3         | 12/24      | AM/PM<br>10 Hour | 10 Hour  | Hour    |       |       |              | Alarm 2 Hours     | 1-12 + AM/PM<br>00-23 |
| 0DH     | A2M4         | DY/DT      | 10 Date          |          | Day     |       |       |              | Alarm 2 Day       | 1-7                   |
|         |              |            |                  |          | Date    |       |       |              | Alarm 2 Date      | 1-31                  |
| 0EH     | EOSC         | BBSQW      | CONV             | RS2      | RS1     | INTCN | A2IE  | A1IE         | Control           | —                     |
| 0FH     | OSF          | 0          | 0                | 0        | EN32kHz | BSY   | A2F   | A1F          | Control/Status    | —                     |
| 10H     | SIGN         | DATA       | DATA             | DATA     | DATA    | DATA  | DATA  | DATA         | Aging Offset      | —                     |
| 11H     | SIGN         | DATA       | DATA             | DATA     | DATA    | DATA  | DATA  | DATA         | MSB of Temp       | —                     |
| 12H     | DATA         | DATA       | 0                | 0        | 0       | 0     | 0     | 0            | LSB of Temp       | —                     |

**Figure 1. Timekeeping Registers**

**Note:** Unless otherwise specified, the registers' state is not defined when power is first applied.

## 19. I<sup>2</sup>C Interface

The I<sup>2</sup>C interface is accessible whenever either V<sub>CC</sub> or V<sub>BAT</sub> is at a valid level. If a microcontroller connected to the DS3231 resets because of a loss of V<sub>CC</sub> or other event, it is possible that the microcontroller and DS3231 I<sup>2</sup>C communications could become unsynchronized, e.g., the microcontroller resets while reading data from the DS3231. When the microcontroller resets, the DS3231 I<sup>2</sup>C interface may be placed into a known state by toggling SCL until SDA is observed to be at a high level. At that point the microcontroller should pull SDA low while SCL is high, generating a START condition.

## 20. Clock and Calendar

The time and calendar information is obtained by reading the appropriate register bytes. Figure 1 illustrates the RTC registers. The time and calendar data are set or initialized by writing the appropriate register bytes. The contents of the time and calendar registers are in the binary-coded decimal (BCD) format. The DS3231 can be run in either 12-hour or 24-hour mode. Bit 6 of the hours register is defined as the 12- or 24-hour mode select bit. When high, the 12-hour mode is selected. In the 12-hour mode, bit 5 is the  $\overline{\text{AM/PM}}$  bit with logic-high being PM. In the 24-hour mode, bit 5 is the second 10-hour bit (20–23 hours). The century bit (bit 7 of the month register) is toggled when the years register overflows from 99 to 00. The day-of-week register increments at midnight. Values that correspond to the day of week are userdefined but must be sequential (i.e., if 1 equals Sunday, then 2 equals Monday, and so on). Illogical time and date entries result in undefined operation. When reading or writing the time and date registers, secondary (user) buffers are used to prevent errors when the internal registers update. When reading the time and date registers, the user buffers are synchronized to the internal registers on any START and when the register pointer rolls over to zero. The time information is read from these secondary registers, while the clock continues to run. This eliminates the need to reread the registers in case the main registers update during a read. The countdown chain is reset whenever the seconds register is written. Write transfers occur on the acknowledge from the DS3231. Once the countdown chain is reset, to avoid rollover issues the remaining time and date registers must be written within 1 second. The 1Hz square-wave output, if enabled, transitions high 500ms after the seconds data transfer, provided the oscillator is already running.

## 21. Alarms

The DS3231 contains two time-of-day/date alarms. Alarm 1 can be set by writing to registers 07h to 0Ah. Alarm 2 can be set by writing to registers 0Bh to 0Dh.

The alarms can be programmed (by the alarm enable and  $\overline{\text{INTCN}}$  bits of the control register) to activate the  $\overline{\text{INT}}$ / $\overline{\text{SQW}}$  output on an alarm match condition. Bit 7 of each of the time-of-day/date alarm registers are mask bits (Table 2). When all the mask bits for each alarm are logic 0, an alarm only occurs when the values in the timekeeping registers match the corresponding values stored in the time-of-day/date alarm registers. The alarms can also be programmed to repeat every second, minute, hour, day, or date. Table 2 shows the possible settings. Configurations not listed in the table will result in illogical operation. The  $\overline{\text{DY/DT}}$  bits (bit 6 of the alarm day/date registers) control whether the alarm value stored in bits 0 to 5 of that register reflects the day of the week or the date of the month. If  $\overline{\text{DY/DT}}$  is written to logic 0, the alarm will be the result of a match with date of the month. If  $\overline{\text{DY/DT}}$  is written to logic 1, the alarm will be the result of a match with day of the week. When the RTC register values match alarm register settings, the corresponding Alarm Flag 'A1F' or 'A2F' bit is set to logic 1. If the corresponding Alarm Interrupt Enable 'A1IE' or 'A2IE' is also set to logic 1 and the  $\overline{\text{INTCN}}$  bit is set to logic 1, the alarm condition will activate the  $\overline{\text{INT}}$ / $\overline{\text{SQW}}$  signal. The match is tested on the once-per-second update of the time and date registers.

**Table 2. Alarm Mask Bits**

| DY/ $\overline{\text{DT}}$ | ALARM 1 REGISTER MASK BITS (BIT 7) |      |      |  | ALARM RATE   |
|----------------------------|------------------------------------|------|------|--|--|
|                            | A1M4                               | A1M3 | A1M2 | A1M1   |  |
| X                          | 1                                  | 1    | 1    | 1  | Alarm once per second                              |
| X                          | 1                                  | 1    | 1    | 0  | Alarm when seconds match                           |
| X                          | 1                                  | 1    | 0    | 0  | Alarm when minutes and seconds match               |
| X                          | 1                                  | 0    | 0    | 0  | Alarm when hours, minutes, and seconds match       |
| 0                          | 0                                  | 0    | 0    | 0  | Alarm when date, hours, minutes, and seconds match |
| 1                          | 0                                  | 0    | 0    | 0  | Alarm when day, hours, minutes, and seconds match  |
|                            |                                    |      |      |  |  |
| DY/ $\overline{\text{DT}}$ | ALARM 2 REGISTER MASK BITS (BIT 7) |      |      | ALARM RATE   |  |
|                            | A2M4                               | A2M3 | A2M2 |  |  |
| X                          | 1                                  | 1    | 1    | Alarm once per minute (00 seconds of every minute) |  |
| X                          | 1                                  | 1    | 0    | Alarm when minutes match                           |  |
| X                          | 1                                  | 0    | 0    | Alarm when hours and minutes match                 |  |
| 0                          | 0                                  | 0    | 0    | Alarm when date, hours, and minutes match          |  |
| 1                          | 0                                  | 0    | 0    | Alarm when day, hours, and minutes match           |  |

## 22. Control Register (0Eh)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EOSC  | BBSQW | CONV  | RS2   | RS1   | INTCN | A2IE  | A1IE  |

## 23. Special-Purpose Registers

The DS3231 has two additional registers (control and status) that control the real-time clock, alarms, and square-wave output.

### Control Register (0Eh)

**Bit 7: Enable Oscillator (EOSC).** When set to logic 0, the oscillator is started. When set to logic 1, the oscillator is stopped when the DS3231 switches to  $V_{BAT}$ . This bit is clear (logic 0) when power is first applied. When the DS3231 is powered by  $V_{CC}$ , the oscillator is always on regardless of the status of the EOSC bit.

**Bit 6: Battery-Backed Square-Wave Enable (BBSQW).** When set to logic 1 and the DS3231 is being powered by the  $V_{BAT}$  pin, this bit enables the square-wave output when  $V_{CC}$  is absent. When BBSQW is logic 0, the  $\overline{INT}/SQW$  pin goes high impedance when  $V_{CC}$  falls below the power-fail trip point. This bit is disabled (logic 0) when power is first applied.

**Bit 5: Convert Temperature (CONV).** Setting this bit to 1 forces the temperature sensor to convert the temperature into digital code and execute the TCXO algorithm to update the capacitance array to the oscillator. This can only happen during the idle period. The status bit, BSY, prevents the bit from being set when  $BSY = 1$ . The user should check the status bit BSY before forcing the controller to start a new TCXO execution. A user-initiated temperature conversion does not affect the internal 64-second update cycle.

A user-initiated temperature conversion does not affect the BSY bit for approximately 2ms. The CONV bit remains at a 1 from the time it is written until the conversion is finished, at which time both CONV and BSY go to 0. The CONV bit should be used when monitoring the status of a user-initiated conversion.



Bits 4 and 3: Rate Select (RS2 and RS1). These bits control the frequency of the square-wave output when the square wave has been enabled. The following table shows the square-wave frequencies that can be selected with the RS bits. These bits are both set to logic 1 (8.192kHz) when power is first applied.

**Square-Wave Output Frequency**

| RS2 | RS1 | SQUARE-WAVE OUTPUT<br>FREQUENCY |
|-----|-----|---------------------------------|
| 0   | 0   | 1Hz                             |
| 0   | 1   | 1.024kHz                        |
| 1   | 0   | 4.096kHz                        |
| 1   | 1   | 8.192kHz                        |

Bit 2: Interrupt Control (INTCN). This bit controls the  $\overline{\text{INT}}/\text{SQW}$  signal. When the INTCN bit is set to logic 0, a square wave is output on the  $\overline{\text{INT}}/\text{SQW}$  pin. When the INTCN bit is set to logic 1, then a match between the timekeeping registers and either of the alarm registers activates the  $\overline{\text{INT}}/\text{SQW}$  (if the alarm is also enabled). The corresponding alarm flag is always set regardless of the state of the INTCN bit. The INTCN bit is set to logic 1 when power is first applied.

Bit 1: Alarm 2 Interrupt Enable (A2IE). When set to logic 1, this bit permits the alarm 2 flag (A2F) bit in the status register to assert  $\overline{\text{INT}}/\text{SQW}$  (when INTCN = 1). When the A2IE bit is set to logic 0 or INTCN is set to logic 0, the A2F bit does not initiate an interrupt signal. The A2IE bit is disabled (logic 0) when power is first applied.

Bit 0: Alarm 1 Interrupt Enable (A1IE). When set to logic 1, this bit permits the alarm 1 flag (A1F) bit in the status register to assert  $\overline{\text{INT}}/\text{SQW}$  (when INTCN = 1). When the A1IE bit is set to logic 0 or INTCN is set to logic 0, the A1F bit does not initiate the  $\overline{\text{INT}}/\text{SQW}$  signal. The A1IE bit is disabled (logic 0) when power is first applied.

## 24. Status Register (0Fh)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3   | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|-------|-------|---------|-------|-------|-------|
| OSF   | 0     | 0     | 0     | EN32kHz | BSY   | A2F   | A1F   |

### Status Register (0Fh)

**Bit 7: Oscillator Stop Flag (OSF).** A logic 1 in this bit indicates that the oscillator either is stopped or was stopped for some period and may be used to judge the validity of the timekeeping data. This bit is set to logic 1 any time that the oscillator stops. The following are examples of conditions that can cause the OSF bit to be set:

- 1) The first time power is applied.
- 2) The voltages present on both  $V_{CC}$  and  $V_{BAT}$  are insufficient to support oscillation.
- 3) The  $\overline{EOSC}$  bit is turned off in battery-backed mode.
- 4) External influences on the crystal (i.e., noise, leakage, etc.).

This bit remains at logic 1 until written to logic 0.

**Bit 3: Enable 32kHz Output (EN32kHz).** This bit indicates the status of the 32kHz pin. When set to logic 1, the 32kHz pin is enabled and outputs a 32.768kHz square-wave signal. When set to logic 0, the 32kHz pin goes to a high-impedance state. The initial power-up state of this bit is logic 1, and a 32.768kHz square-wave signal appears at the 32kHz pin after a power source is applied to the DS3231 (if the oscillator is running).

**Bit 2: Busy (BSY).** This bit indicates the device is busy executing TCXO functions. It goes to logic 1 when the conversion signal to the temperature sensor is asserted and then is cleared when the device is in the 1-minute idle state.

**Bit 1: Alarm 2 Flag (A2F).** A logic 1 in the alarm 2 flag bit indicates that the time matched the alarm

2 registers. If the A2IE bit is logic 1 and the INTCN bit is set to logic 1, the  $\overline{INT}/SQW$  pin is also asserted. A2F is cleared when written to logic 0. This bit can only be written to logic 0. Attempting to write to logic 1 leaves the value unchanged.

**Bit 0: Alarm 1 Flag (A1F).** A logic 1 in the alarm 1 flag bit indicates that the time matched the alarm 1 registers. If the A1IE bit is logic 1 and the INTCN bit is set to logic 1, the  $\overline{INT}/SQW$  pin is also asserted. A1F is cleared when written to logic 0. This bit can only be written to logic 0. Attempting to write to logic 1 leaves the value unchanged.



## 25. Crystal Aging

The crystal aging offset register provides an 8-bit code to add to the codes in the capacitance array registers. The code is encoded in two's complement. One LSB represents one small capacitor to be switched in or out of the capacitance array at the crystal pins. The offset register is added to the capacitance array register under the following conditions: during a normal temperature conversion, if the temperature changes from the previous conversion, or during a manual user conversion (setting the CONV bit). To see the effects of the aging register on the 32kHz output frequency immediately, a manual conversion should be started after each aging register change. Positive aging values add capacitance to the array, slowing the oscillator frequency. Negative values remove capacitance from the array, increasing the oscillator frequency.

The change in ppm per LSB is different at different temperatures. The frequency vs. temperature curve is shifted by the values used in this register. At +25°C, one LSB typically provides about 0.1ppm change in frequency.

## 26. Crystal Aging Offset (10h)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| Sign  | Data  | Data  | Data  | Data  | Data  | Data  | Data  |

## 27. Temperature Register (Upper Byte) (11h)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| Sign  | Data  | Data  | Data  | Data  | Data  | Data  | Data  |

## 28. Temperature Register (Lower Byte) (12h)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| Data  | Data  | 0     | 0     | 0     | 0     | 0     | 0     |

## 29. Temperature Registers (11h–12h)

Temperature is represented as a 10-bit code with a resolution of  $+0.25^{\circ}\text{C}$  and is accessible at location 11h and 12h. The temperature is encoded in two's complement format. The upper 8 bits are at location 11h and the lower 2 bits are in the upper nibble at location 12h.

Upon power reset, the registers are set to a default temperature of  $0^{\circ}\text{C}$  and the controller starts a temperature conversion. New temperature readings are stored in this register.

## 30. I<sup>2</sup>C Serial Data Bus

The DS3231 supports a bidirectional I<sup>2</sup>C bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data is defined as a receiver. The device that controls the message is called a master. The devices that are controlled by the master are slaves. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The DS3231 operates as a slave on the I2C bus. Connections to the bus are made through the SCL input and open-drain SDA I/O lines. Within the bus specifications, a standard mode (100kHz maximum clock rate) and a fast mode (400kHz maximum clock rate) are defined. The DS3231 works in both modes.

The following bus protocol has been defined (Figure 2):

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high.

Changes in the data line while the clock line is high are interpreted as control signals.

Accordingly, the following bus conditions have been defined:

**Bus not busy:** Both data and clock lines remain high.

**Start data transfer:** A change in the state of the data line from high to low, while the clock line is high, defines a START condition.


**Stop data transfer:** A change in the state of the data line from low to high, while the clock line is high, defines a STOP condition.

**Data valid:** The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the high period of the clock signal. The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between the START and the STOP conditions is not limited, and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.


### Acknowledge:

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse, which is associated with this acknowledge bit.


A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge-related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line high to enable the master to generate the STOP condition.



**Figure 2. I²C Data Transfer Overview**



**Figure 3. Slave Receiver Mode (Write Mode)**



**Figure 4. Slave Transmitter Mode (Read Mode)**

Figures 3 and 4 detail how data transfer is accomplished on the I<sup>2</sup>C bus. Depending upon the state of the R/W bit, two types of data transfer are possible:

**Data transfer from a master transmitter to a slave receiver.** The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. Data is transferred with the most significant bit (MSB) first.

**Data transfer from a slave transmitter to a master receiver.** The first byte (the slave address) is transmitted by the master. The slave then returns an acknowledge bit. Next follows a number of data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not acknowledge is returned. The master device generates all the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released. Data is transferred with the most significant bit (MSB) first. The DS3231 can operate in the following two modes:

**Slave receiver mode (DS3231 write mode):** Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer.

Address recognition is performed by hardware after reception of the slave address and direction bit. The slave address byte is the first byte received after the master generates the START condition. The slave address byte contains the 7-bit DS3231 address, which is 1101000, followed by the direction bit (R/W), which is 0 for a write. After receiving and decoding the slave address byte, the DS3231 outputs an acknowledge on SDA. After the DS3231 acknowledges the slave address + write bit, the master transmits a word address to the DS3231. This sets the register pointer on the DS3231, with the DS3231 acknowledging the transfer. The master may then transmit zero or more bytes of data, with the DS3231 acknowledging each byte received. The register pointer increments after each data byte is transferred. The master generates a STOP condition to terminate the data write.

**Slave transmitter mode (DS3231 read mode):** The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit indicates that the transfer direction is reversed. Serial data is transmitted on SDA by the DS3231 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit. The slave address byte is the first byte received after the master generates a START condition. The slave address byte contains the 7-bit DS3231 address, which is 1101000, followed by the direction bit (R/W), which is 1 for a read. After receiving and decoding the slave address byte, the DS3231 outputs an acknowledge on SDA. The DS3231 then begins to transmit data starting with the register address pointed to by the register pointer. If the register pointer is not written to before the initiation of a read mode, the first address that is read is the last one stored in the register pointer.

The DS3231 must receive a not acknowledge to end a read.



## 31. Handling, PC Board Layout, and Assembly

The DS3231 package contains a quartz tuning-fork crystal. Pick-and-place equipment can be used, but precautions should be taken to ensure that excessive shocks are avoided.


Ultrasonic cleaning should be avoided to prevent damage to the crystal.

Avoid running signal traces under the package, unless a ground plane is placed between the package and the signal line. All N.C. (no connect) pins must be connected to ground.

Moisture-sensitive packages are shipped from the factory dry packed.

Handling instructions listed on the package label must be followed to prevent damage during reflow. See IPC/JEDEC J-STD-020 standard for moisturesensitive device (MSD) classifications and reflow profiles. Exposure to reflow is limited to 2 times maximum.

## 32. Pin Configuration



## 33. Chip Information

TRANSISTOR COUNT: 33,000

SUBSTRATE CONNECTED TO GROUND

PROCESS: CMOS

## 34. Thermal Information

Theta-JA: +73°C/W

Theta-JC: +23°C/W