

Zen16 Register Supplement

© <2018> ... Define Instruments Ltd.

Table of Contents

	Foreword	U
Part I	Introduction	8
1	Register Types	8
	Intech A16 Compatability Registers (1 to 127)	
	32-bit Fixed Point (129 to 1023)	
	32-bit Floating Point (1025 to 1535)	9
	32-bit Pseudo Floating Point (1537 to 2047)	9
	24-bit Fixed Point (2049 to 3072)	10
	Input Module Registers (3073 to 4096)	10
	16-bit Fixed Point (4097 to 8192)	10
	8-bit Fixed Point (8193 to 16384)	10
	Text Registers (16385 to 20479)	10
	Macro Code Registers (32769 to 65536)	10
2	Memory Types	10
3	Communication Formats	11
	ASCII Mode	11
	Modbus Mode	
	Intech Mode	
	Character Frame Formats	1
	Command Response Time	16
4	ASCII Mode Format	
	ASCII Read/Write Examples	19
	Multiple Write	
5		
Part II	Register List	22
1	ASCII Text Registers	22
	Register 16385, 16387, 16389	
	ASCII Characters for 14-Segment Display	
	Print String - Register 16543	
2	Analog Inputs	
-		
	Channel 1	
	CH1 Setup Registers	
	Channel 2 CH2 Setup Registers	
	CH2 Secondary Result	
	Channel 3	
	CH3 Setup Registers	
	CH3 Secondary Result	
	Channel 4	
	CH4 Setup Registers	
	CH4 Secondary Result	
	Channel 5	
	CH5 Setup Registers	
	CH5 Secondary Result	
	Channel 6	
	CH6 Setup Registers	
	CH6 Secondary Result	
	Channel 7	

	CH7 Setup Registers	41
	CH7 Secondary Result	41
	Channel 8	42
	CH8 Setup Registers	
	CH8 Secondary Result	
	Channel 9	
	CH9 Setup Registers	
	CH9 Secondary Result.	
	Channel 10	
	CH10 Setup Registers	
	CH10 Secondary Result	
	Channel 11	
	CH11 Setup Registers	
	CH11 Secondary Result	
	Channel 12	
	CH12 Setup Registers	
	CH12 Secondary Result	
	Channel 13	
	CH13 Setup Registers	
	CH13 Secondary Result	53
	Channel 14	
	CH14 Setup Registers	55
	CH14 Secondary Result	55
	Channel 15	50
	CH15 Setup Registers	57
	CH15 Secondary Result	57
	Channel 16	58
	CH16 Setup Registers	59
	CH16 Secondary Result	59
	TC Cold Junction Temperature Selection	•
	10 dois duriction remperature delection	60
3	·	
3	Analog Output	61
3	Analog Output	61 62
3	Analog Output	61 62 63
3	Analog Output Analog Output Setup Analog Output A	61 62 63
3	Analog Output	61 62 63 64
3	Analog Output	
3	Analog Output Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Modules	61 62 64 65 65 65 65 65 65 65 65 65 65 65 65 65
	Analog Output Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Module. Status of Analogue O/P Module.	61 62 62 63 65 65 65 65 65 66 65 66 66 66 66 66 66
	Analog Output Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Modules	61 62 62 63 65 65 65 65 65 66 65 66 66 66 66 66 66
	Analog Output Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Module. Status of Analogue O/P Module.	61 62 64 65 65 66 66 66 66 66 66 66 66 66 66 66
	Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Module. Status of Analogue O/P Module	61 62 63 65 65 65 65 65 65 65 65 65 65 65 65 65
4	Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Module. Status of Analogue O/P Module. Clock Daylight Saving Time Zone	61 62 63 65 65 65 65 65 65 65 65 65 65 65 65 65
4	Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Module Status of Analogue O/P Module Clock Daylight Saving Time Zone Configuration	61 62 63 65 65 65 65 65 65 65 65 65 65 65 65 65
4	Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Module Status of Analogue O/P Module Clock Daylight Saving Time Zone Calibration	61 62 63 65 65 65 65 65 65 65 65 65 65 65 65 65
4	Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Module Status of Analogue O/P Module Clock Daylight Saving Time Zone Configuration Calibration Config Blanking	61 62 63 64 65 65 65 65 65 65 65 65 65 65 65 65 65
4	Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Module. Status of Analogue O/P Module Clock Daylight Saving Time Zone Configuration Calibration Config Blanking Display Mode Setup	61 62 63 64 65 65 65 65 65 65 65 65 65 65 65 65 65
4	Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Module. Status of Analogue O/P Module Clock Daylight Saving Time Zone Configuration Calibration Config Blanking Display Mode Setup Select Data Source	61 62 63 64 65 65 67 72 72 72 72 72
4	Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Module Status of Analogue O/P Module Clock Daylight Saving Time Zone Configuration Calibration Config Blanking Display Mode Setup Select Data Source Analogue Mode Setup	61 62 63 64 65 65 67 70 72 73 74 76 76 76 76 76 76 76 76 76 76 76 76 76
4	Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Module Status of Analogue O/P Module Clock Daylight Saving Time Zone Configuration Calibration Config Blanking Display Mode Setup Select Data Source Analogue Mode Setup Counter A Mode Setup Counter A Mode Setup	61 62 63 64 65 65 67 70 72 72 72 72 72 72 72 72 72 72 72 72 72
4	Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Module. Status of Analogue O/P Module. Clock Daylight Saving Time Zone Configuration Calibration Config Blanking Display Mode Setup Select Data Source Analogue Mode Setup Counter A Mode Setup Counter B Mode Setup Counter B Mode Setup Counter B Mode Setup	61 62 63 64 65 65 65 65 65 65 65 65 65 65 65 65 65
4	Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Module Status of Analogue O/P Module Clock Daylight Saving Time Zone Configuration Calibration Config Blanking Display Mode Setup Select Data Source Analogue Mode Setup Counter A Mode Setup Counter B Mode Setup Counter C Mode Setup Counter C Mode Setup Counter C Mode Setup	61 62 63 64 65 65 67 70 72 73 74 76 86 88 88
4	Analog Output Setup Analog Output A	61 62 63 64 65 65 67 70 72 72 73 74 76 86 82 82 83
5	Analog Output Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Module Status of Analogue O/P Module Clock Daylight Saving Time Zone Configuration Calibration Config Blanking Display Mode Setup Select Data Source Analogue Mode Setup Counter A Mode Setup Counter B Mode Setup Counter C Mode Setup Counter C Mode Setup Counter D Mode Setup Counter D Mode Setup Logging Mode Setup Logging Mode Setup Logging Mode Setup	61 62 63 64 65 65 67 70 72 73 74 76 86 82 82 85 85
5	Analog Output Setup Analog Output A	61 62 63 64 65 65 67 70 72 73 74 76 86 82 82 85 85
5	Analog Output Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Module Status of Analogue O/P Module Clock Daylight Saving Time Zone Configuration Calibration Config Blanking Display Mode Setup Select Data Source Analogue Mode Setup Counter A Mode Setup Counter B Mode Setup Counter C Mode Setup Counter C Mode Setup Counter D Mode Setup Counter D Mode Setup Logging Mode Setup Logging Mode Setup Logging Mode Setup	61 62 63 64 65 65 67 70 72 73 74 76 86 88 88 88 88 88 88 88 88 88 88 88 88
5	Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Module. Status of Analogue O/P Module Clock Daylight Saving Time Zone Configuration Calibration Config Blanking Display Mode Setup Select Data Source Analogue Mode Setup Counter A Mode Setup Counter B Mode Setup Counter Cou	61 62 63 64 65 65 67 70 72 72 73 74 76 86 88 88 88 88 88 88 88 88 88 88 88 88
5	Analog Output Analog Output Setup Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Module Status of Analogue O/P Module Clock Daylight Saving Time Zone Configuration Calibration Config Blanking Display Mode Setup Select Data Source Analogue Mode Setup Counter A Mode Setup Counter C Mode Setup Counter D Mode Setup Logging Mode Setup Counter D Mode Setup Counter D Mode Setup Counter D Mode Setup Counter Counter Setup Counter Setup Counter Counter Setup Counter	61 62 63 64 65 65 65 65 65 65 65 65 65 65 65 65 65
5	Analog Output Setup Analog Output A Analog Output B Analog Output Data Source Selection Additional Analogue Output Modules Analogue Output Module Status of Analogue O/P Module Clock Daylight Saving Time Zone Configuration Calibration Config Blanking Display Mode Setup Select Data Source Analogue Mode Setup Counter A Mode Setup Counter D Mode Setup Counter D Mode Setup Counter	61 62 63 64 65 65 67 70 72 73 74 75 85 85 85 85 85 85 85 85 85 85 85 85 85

Counter C Setup Registers	91
Counter C Setup Registers	92
Counter D	93
Counter D Setup Registers	94
Data Logging	94
Data Logging Concepts	97
-	
•	
· ·	
· ·	
•	
· · · · · · · · · · · · · · · · · · ·	
-	
· · · · · · · · · · · · · · · · · · ·	
•	
•	
•	
•	
•	
•	
• •	
, .	
• •	
• •	
•	
Display Format	
• •	
Octal Format	
Octal Format	146
Text	146 146
Text Description Description	146 146 148
Text Edit Mode Non-volatile Write Flag	146 146 148
Text Edit Mode Non-volatile Write Flag Edit State	
Text Edit Mode Non-volatile Write Flag	
Text Edit Mode Non-volatile Write Flag Edit State	146148148149149
Text Edit Mode Non-volatile Write Flag Edit State Linearization	
Text Edit Mode Non-volatile Write Flag Edit State Linearization Linearization Table 1	
Text Edit Mode Non-volatile Write Flag Edit State Linearization Linearization Table 1 Linearization Table 2	
Text Edit Mode Non-volatile Write Flag Edit State Linearization Linearization Table 1 Linearization Table 2 MicroScan	
Text Edit Mode Non-volatile Write Flag Edit State Linearization Linearization Table 1 Linearization Table 2 MicroScan 16-bit Scratchpad Memory	
Text Edit Mode Non-volatile Write Flag Edit State Linearization Linearization Table 1 Linearization Table 2 MicroScan 16-bit Scratchpad Memory Intech Scratchpad Text	
Text Edit Mode Non-volatile Write Flag Edit State Linearization Linearization Table 1 Linearization Table 2 MicroScan 16-bit Scratchpad Memory Intech Scratchpad Text Multiplexer	
Text Edit Mode Non-volatile Write Flag Edit State Linearization Linearization Table 1 Linearization Table 2 MicroScan 16-bit Scratchpad Memory Intech Scratchpad Text Multiplexer Mux Setup	
Text Edit Mode Non-volatile Write Flag Edit State Linearization Linearization Table 1 Linearization Table 2 MicroScan 16-bit Scratchpad Memory Intech Scratchpad Text Multiplexer Mux Setup Mux Channel 1	
Text Edit Mode Non-volatile Write Flag Edit State Linearization Linearization Table 1 Linearization Table 2 MicroScan 16-bit Scratchpad Memory Intech Scratchpad Text Multiplexer Mux Setup Mux Channel 1 Mux Channel 2	
Text Edit Mode Non-volatile Write Flag Edit State Linearization Linearization Table 1 Linearization Table 2 MicroScan 16-bit Scratchpad Memory Intech Scratchpad Text Multiplexer Mux Setup Mux Channel 1 Mux Channel 2 Mux Channel 3 Mux Channel 4	
Text Edit Mode Non-volatile Write Flag Edit State Linearization Linearization Table 1 Linearization Table 2 MicroScan 16-bit Scratchpad Memory Intech Scratchpad Text Multiplexer Mux Setup Mux Channel 1 Mux Channel 2 Mux Channel 3	
	Read Only Registers Maximum Number Of Log Samples Log Write Pointer Log Read Pointer Numeric Log Sample Values Log Register Source Number Of Log Sample Reads Read Log Sample Data Read Single Log Data at Log Read Pointer Read Log Data at Log Read Pointer SD Data Logger Digital I/O Internal Digital Inputs Internal Digital Outputs External Digital Outputs External Digital Inputs I/O Module Type Modbus Digital Outputs Modbus Digital Output Modules Relay Output Module. Display Display Data Source Selection Peak/Valley Data Source Selection Brightness/Contrast Display Options For Current Display Alphanumeric Character for Current Display

	Controller Coolin	ng Differential	166
	Controller Heatin	g Differential	167
	Controller Deadb	and	168
	Output Masks		169
15	Serial Port		174
	Serial Port Settin	gs	175
		•	
	Serial Strings In	Macro Master Mode	176
	•	ount	
	Serial Transmit C	Count	177
	Serial Receive Ti	meout	178
	ModBus Master		178
	Bridging Modes		183
	Port 1		183
	Ethernet Opt	ion	186
	Serial Buffer	Port 1	186
	Port 2		186
	Serial Buffer	Port 2	188
	Port 3		188
	Serial Buffer	Port 3	190
16	Advanced Setpoir	nts	191
	Setpoint Control	Registers	192
	Setpoint 3-di	git Graphic	193
	Setpoint	Latch Mask	193
	Relay Energi	ze Functions	194
	Relay De-energiz	e Mask	196
	Setpoint Reset De	elay (Power-On Inhibit)	196
	Reset Destination	n	197
	Setpoint Data So	urce Selection	197
	Setpoint Tracking	g	
	Delay Type		198
	Delay Type Hysteresis Type		198 199
	Delay Type Hysteresis Type Setpoint Trigger	Functions	198 199 199
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F	Functions	198 199 199 200
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Trigger	Functions	198 199 199 200
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Trigger Setpoint Blanking	Functions	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Trigger Setpoint Blanking	Functions Flags Flags	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Trigger Setpoint Blanking Setpoint 1 SP1 Setup	Functions	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Trigger Setpoint Blanking Setpoint 1 SP1 Setup Setpoint 2	Functions Flags Flags	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Trigger Setpoint Blanking Setpoint 1 SP1 Setup Setpoint 2 SP2 Setup	Functions Flags Flags	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Trigger Setpoint Blanking Setpoint 1 SP1 Setup Setpoint 2 SP2 Setup Setpoint 3	Functions Flags Flags	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Blanking Setpoint 1 SP1 Setup Setpoint 2 SP2 Setup Setpoint 3 SP3 Setup	Functions Flags Flags	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Blanking Setpoint 1 SP1 Setup Setpoint 2 SP2 Setup Setpoint 3 SP3 Setup Setpoint 4	Functions Flags Flags	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Blanking Setpoint 1 SP1 Setup Setpoint 2 SP2 Setup Setpoint 3 SP3 Setup Setpoint 4 SP4 Setup	Functions Flags Flags	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Blanking Setpoint 1 SP1 Setup Setpoint 2 SP2 Setup Setpoint 3 SP3 Setup Setpoint 4 SP4 Setup Setpoint 5	Functions Flags Flags	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Blanking Setpoint 1 SP1 Setup Setpoint 2 SP2 Setup Setpoint 3 SP3 Setup Setpoint 4 SP4 Setup Setpoint 5 SP5 Setup	Functions Flags Flags	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Blanking Setpoint 1 SP1 Setup Setpoint 2 SP2 Setup Setpoint 3 SP3 Setup Setpoint 4 SP4 Setup Setpoint 5 SP5 Setup Setpoint 5	Functions Flags Flags	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Blanking Setpoint 1 SP1 Setup Setpoint 2 SP2 Setup Setpoint 3 SP3 Setup Setpoint 4 SP4 Setup Setpoint 5 SP5 Setup Setpoint 6 SP6 Setup	Functions Flags Flags	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Blanking Setpoint 1 SP1 Setup Setpoint 2 SP2 Setup Setpoint 3 SP3 Setup Setpoint 4 SP4 Setup Setpoint 5 SP5 Setup Setpoint 5	Functions Flags Flags	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Blanking Setpoint 1 SP1 Setup Setpoint 2 SP2 Setup Setpoint 3 SP3 Setup Setpoint 4 SP4 Setup Setpoint 5 SP5 Setup Setpoint 6 SP6 Setup Setpoint 7	Functions Flags Flags	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Blanking Setpoint 1 SP1 Setup Setpoint 2 SP2 Setup Setpoint 3 SP3 Setup Setpoint 4 SP4 Setup Setpoint 5 SP5 Setup Setpoint 6 SP6 Setup Setpoint 7 SP7 Setup	Functions Flags Flags	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Blanking Setpoint 1 SP1 Setup Setpoint 2 SP2 Setup Setpoint 3 SP3 Setup Setpoint 4 SP4 Setup Setpoint 5 SP5 Setup Setpoint 6 SP6 Setup Setpoint 7 SP7 Setup Setpoint 8	Functions Flags Flags	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Blanking Setpoint 1 SP1 Setup Setpoint 2 SP2 Setup Setpoint 3 SP3 Setup Setpoint 4 SP4 Setup Setpoint 5 SP5 Setup Setpoint 6 SP6 Setup Setpoint 7 SP7 Setup Setpoint 8 SP8 Setup	Functions Flags Flags	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Blanking Setpoint 1 SP1 Setup Setpoint 2 SP2 Setup Setpoint 3 SP3 Setup Setpoint 4 SP4 Setup Setpoint 5 SP5 Setup Setpoint 6 SP6 Setup Setpoint 7 SP7 Setup Setpoint 8 SP8 Setup Setpoint 9	Functions Flags Flags	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Blanking Setpoint 1 SP1 Setup Setpoint 2 SP2 Setup Setpoint 3 SP3 Setup Setpoint 4 SP4 Setup Setpoint 5 SP5 Setup Setpoint 6 SP6 Setup Setpoint 7 SP7 Setup Setpoint 8 SP8 Setup Setpoint 9 SP9 Setup	Functions Flags Flags	
	Delay Type Hysteresis Type Setpoint Trigger Setpoint Status F Setpoint Blanking Setpoint 1 SP1 Setup Setpoint 2 SP2 Setup Setpoint 3 SP3 Setup Setpoint 4 SP4 Setup Setpoint 5 SP5 Setup Setpoint 6 SP6 Setup Setpoint 7 SP7 Setup Setpoint 8 SP8 Setup Setpoint 9 SP9 Setup Setpoint 9 SP9 Setup	Functions Flags Glags Glags	

	Setpoint 12		219
	SP12 Setup		220
	Setpoint 13		221
	SP13 Setup		221
	Setpoint 14		222
	SP14 Setup		223
	Setpoint 15		224
	SP15 Setup		224
	Setpoint 16		22!
	SP16 Setup		226
17	Status Registers		226
	Input Module Sta	tus	230
	Module ID		
		ing	
	Error Status	-9	
		ırm Status	
	. 3	Read	
		Write	
		16 bit	
10		1001	
_			
19	Timers		247
20	Totalizers		248
	Total 1		250
	Total 2		251
	Total 3		252
	Total 4		253
	Total 5		253
	Total 6		254
	Total 7		255
	Total 8		256
	Total 9		256
	Total 10		257
	Final Total Vaue		258
	Input Rate Value		258
	Totalizer Data So	urce Selection	258
	Totalizer Time Pe	riod and Rollover	259
21	User		259
	Auxiliary		
	•	ary)	
		ny)	
	Memory	emory	
		•	
		mories	
	Text Memory		
	•		
)	
	Variables		
	Bit Flags		
		t	
	Integers		
		S	
22	Miscellaneous Re	nietare	272

Index 274

Part

1 Introduction

This document covers both the ZenRTU controller and the Zen datalogger, however the generic term Zen16 is used in this document to cover both of these models. Note that some features are not available in all models.

This Introduction shows how the different register types are used and arranged for the Zen16 controller.

See Register Types

See also

Communication Formats

ASCII Mode Format

Macro Compiling & Uploading

Register List

1.1 Register Types

The controller uses 8, 16, 24, and 32-bit signed, unsigned, and floating point registers. There are two types of register used in the controller.

Configuration Register

A configuration register stores signal constants that change only when they are reprogrammed. For example, registers 1129 and 359 store digital counter channel 1 input scale and offset settings.

Working Register

A working register stores signal data that changes regularly due to variations in the input signal, as well as the processes carried out by the controller's functions on the input signal. For example, register 645 stores the processed data for the input signal after it has been processed through the channel 1 functions programmed into the controller.

See also

Intech A16 Compatibility Registers (1 to 127)

32-bit Fixed Point (129 to 1023)

32-bit Floating Point (1025 to 1535)

32-bit Pseudo Floating Point (1537 to 2047)

24-bit Fixed Point (2049 to 3072)

Input Module Registers (3073 to 4096)

16-bit Fixed Point (4097 to 8192)

8-bit Fixed Point (8193 to 16384)

Text Registers (16385 to 20479)

Macro Code Registers (32769 to 65536)

1.1.1 Intech A16 Compatability Registers (1 to 127)

Register addresses 1 to 127 are provided to give backwards compatibility to previous Intech A16 controllers and contain a mixture of 12 & 16 bit fixed point and 32 bit floating point registers. For

those registers which are floating point, only odd register addresses are used. Otherwise both odd and even registers addresses are used.

1.1.2 32-bit Fixed Point (129 to 1023)

Register addresses 129 to 1023 are used for 32-bit fixed point addresses. To accommodate for Modbus usage of 32-point registers, only odd register addresses are used, providing a maximum of 447 registers.

1.1.3 32-bit Floating Point (1025 to 1535)

Register addresses 1025 to 1535 are used for 32-bit floating point addresses. All registers in this range are single precision floating point numbers that conform to the IEEE-754 standard format. To accommodate for Modbus usage of 32-point registers, only odd register addresses are used, providing a maximum of 255 registers.

See Also

32-bit Pseudo Floating Point (1537 to 2047)

1.1.4 32-bit Pseudo Floating Point (1537 to 2047)

Register addresses 1537 to 2047 are pseudo 32-bit floating point addresses. To accommodate for Modbus usage of 32-point registers, only odd register addresses are used, providing a maximum of 255 registers.

Pseudo floating point registers are basically floating point images of the 32 bit fixed point registers ranging from register 257 to 767. The float value is created by dividing the original integer value in accordance with it's decimal point selection (see <u>Display Format</u>). Not all 32 bit fixed point registers in the above range have associated user selectable display format registers, and those that don't have preset decimal point settings.

Note: Pseudo floats are only available with <u>Display Format</u> settings from 000 to 006. Anything outside of this range will produce incorrect results. Any rounding applied in the display format setting will be ignored in the pseudo floating point value.

Hint: If you add a register offset of 1280 to any valid 32 bit integer register in the range of 257 to 767, it will address the associated pseudo floating point image of that register.

All registers in this range are single precision floating point numbers that conform to the IEEE-754 standard format. They can be read and written as standard floating point numbers, however they have the following limitations.

Range and Truncation

Because these numbers are derived from an integer value, their range and resolution is limited by how the integer value is configured. For example if the integer register has a display format setting of 1 decimal place, and the value of 0.001234 is written to the pseudo floating point register, the resulting value written to the register will be 0.0.

If the same write is repeated when the display format is set to 6 decimal places then the resulting value written to the register will be 1234 which will be displayed 0.001234.

If the above test is repeated with a display format setting of 4 decimal places, the resulting value written to the register will be 12 which will be displayed 0.0012. The value is truncated and the last 2 decimal places will be lost.

Note: Pseudo floating point registers 1537 to 2047 are only available in firmware version V0.08.01 onwards.

See Also

32-bit Floating Point (1025 to 1535)

1.1.5 24-bit Fixed Point (2049 to 3072)

Register addresses 2049 to 3072 are used for 24 bit fixed point addresses. . To accommodate for Modbus usage of 24 point registers, only odd register addresses are used, giving a maximum of 511 registers.

1.1.6 Input Module Registers (3073 to 4096)

Register addresses 3073 to 4096 are used for Modbus access to input module registers via the index register 8224. Subtracting an offset of 3072 from this register number will give the original register number in the input module. Various data types are used throughout this address range and the user must check the register map for input modules used (contact Define Instruments Ltd. for more information on input module registers and specifications). An absolute maximum of 1023 registers is addressable in this range.

Note: These registers can only be accessed in Modbus RTU mode and only Modbus functions 3 and 16 are supported for accesses within this range. **All other Modbus functions (including function 6 - write single register) are not available when writing to registers 3073 to 4096. This does not apply to register 8224.**

1.1.7 16-bit Fixed Point (4097 to 8192)

Register addresses 4097 to 8192 are used for 16-bit fixed point addresses. Both odd and even addresses in this range are used, providing a maximum of 4096 registers.

1.1.8 8-bit Fixed Point (8193 to 16384)

Register addresses 8193 to 16384 are used for 8-bit fixed point addresses. Both odd and even addresses in this range are used, providing a maximum of 8192 registers.

1.1.9 Text Registers (16385 to 20479)

Register addresses 16385 to 20479 are used for accessing text strings. Only odd addresses in this range are used, providing a maximum of 2047 text strings. Registers 16385 to 16525 are arranged so that they relate to registers numbers 1 to 141 with an offset of 16384 added to them.

See also

ASCII Text Registers

Accessing Text Strings In Modbus

1.1.10 Macro Code Registers (32769 to 65536)

Register addresses 32769 to 65536 are 16-bit unsigned registers used for macro code storage. Both odd and even addresses in this range are used, providing a maximum of 32767 registers.

1.2 Memory Types

Zen16 series controllers use different types of memory to store register information. In some cases the data is stored in RAM only and is lost at power down (i.e. volatile memory). In other cases the data must be retained at power down so it must be saved in non volatile memory as well. There are also some restrictions on the way some memory types can be used so that their endurance specifications are not exceeded.

The table below shows the different memory types available in the Zen16 series controllers and the memory characteristics and restrictions which may apply.

Memory Type	Memory Characteristics
RAM	Random Access Memory. This memory is fast to access and is generally used for most working variables. It is volatile memory and it contents are not saved after a power down. Generally this memory is set to zero when the controller is turned on.
EEPROM	Electrically Erasable Programmable Read-Only Memory. This memory is slower to access and usually has a write time of between 5 - 10mS. It also has a limitation of 1x10^6 write cycles which must not be exceeded. There is no limit on the number of read cycles. EEPROM memory is non volatile and it's contents are retained even with no power applied. The controller uses this memory type for non volatile storage of data which is not accessed continuously by the operating system but is needed from time to time.
RAM/EEPROM	This memory type is made up of a combination of the two memory types shown above (i.e. RAM and EEPROM). It is probably the most common memory type used by the controller as it allows fast access and also non volatile storage. When writing to this type of memory from the macro, the RAM value is always updated and the EEPROM value is only updated if the NON VOLATILE WRITE flags is set just prior to the write instruction. This allows the macro to continuously write to a register without exceeding the maximum write cycle limit. When writing to this register via the serial port, both the RAM and EEPROM are updated so care must be taken not to exceed the maximum number of write cycles.
RAM/FLASH	This type of memory is similar to RAM/EEPROM in that it allows fast access and non volatile storage but it uses FLASH memory for the non volatile storage instead of EEPROM. FLASH memory is similar to EEPROM but is usually programmed in larger blocks of memory. This type of memory is used by the controller to store variables which are changing continuously and also need non volatile storage. A write to one of these registers from the macro or the serial port only changes the RAM value. This means that there are no limitations on how many times the register is written. When the power is removed from the controller it senses this and quickly copies the contents of these registers into FLASH memory. When power is restored, the contents of the FLASH memory are copied back into the RAM registers.
RAM/NVRAM	This type of memory uses RAM for fast access and non volatile RAM for data storage. The non volatile RAM is a real time clock device which uses a small battery to retain the contents of the memory during power down. The controller uses this type of memory to store time information.
RAMinputModule	Input modules have an on board microprocessor which contains registers in RAM that can be accessed indirectly by via the index. (See note on Input Module Registers (3073 to 4096))
FLASHinputModule	Input modules have a page of 512 bytes of onboard FLASH memory which holds calibration and setup data. This memory has the similar features and restrictions as the EEPROM listed above. Calibration and setup registers in the input module are written into RAM first via the index register (8224) and then when all data is correct they can be saved to FLASH by setting the save bit (bit 0) in the control byte. FLASH should only be saved in this way when absolutely necessary and care must be taken not to exceed the maximum number of 10^5 write cycles. (See note on Input Module Registers (3073 to 4096))
SDcard	If the uSD data logging option is fitted then some of the registers associated with data logging are also stored on the uSD memory card. This card is similar to the EEPROM in that it is slower to access.

1.3 Communication Formats

See ASCII Mode

Modbus Mode

Modbus Mode

Character Frame Formats

Command Response Time

1.3.1 ASCII Mode

The ASCII mode is a simple communication protocol using the standard ASCII character set. This mode provides external communication between the controller and a PC allowing remote programming to be carried out. It was designed specifically so that it could be used with standard terminal emulation software allowing the user to communicate with the controller without the need for specialized software. Because of this fact it does not include any error checking or CRC bytes and is intended for configuration of the controller over short distances.

Zen16 Series controllers use a serial communication channel to transfer data from the controller to another device. With serial communications, data is sent one bit at a time over a single communications line. The voltage is switched between a high and a low level at a predetermined transmission speed (baud rate) using ASCII encoding. Each ASCII character is transmitted individually as a byte of information (eight bits) with a variable idle period between characters. The idle period is the time between the receiving device receiving the stop bit of the last byte sent and the start bit of the next byte. The receiving device (for example a PC) reads the voltage levels at the same interval and then translates the switched levels back to an ASCII character. The voltage levels depend on the interface standard being used.

The following table lists the voltage level conventions used for RS-232 and RS-485. The voltage levels listed are at the receiver.


Interface Voltage Level Conventions

Logic	Interface State	RS-232	RS-485
1	Mark (idle)	TXD, RXD: -3 V to -15 V	a+b < -200 mV
0	Space (active)	TXD. RXD: +3 V to +15 V	a-b > +200 mV

Each ASCII character is framed with:

- A start bit.
- An optional error detection parity bit.
- And one or more ending stop bits.

For communication to take place, the data format and baud rate (transmission speed) must match that of the other equipment in the communication circuit. The following diagram shows the character frame formats used by the controller.



Character Frame Formats Diagram

See also

Modbus Mode

Character Frame Formats

Command Response Time

1.3.2 Modbus Mode

The Modbus mode uses the Modbus communication protocol to provide external communication between a Zen16 controller and a process device for monitoring, control, and automation purposes.

Zen16 controllers use Modbus RTU (Remote Terminal Unit) communication. This is an 8-bit binary transmission mode. The main advantage of this mode is that its greater character density allows better data throughput than ASCII for the same baud rate. Each message must be transmitted in a continuous stream.

Zen16 controllers can be configured as a Modbus slave device or a Modbus master. In the Modbus slave mode, the controller acts as a slave to a Modbus master (PC or PLC). Data transfers are based on registers and can only be initiated by the Modbus master. The Modbus master must be configured to accept this type of data. Once this is done, seamless communication between the Modbus master and Modbus slave can be initiated.

In Modbus master mode the controller initiates all communications to other Modbus slaves on the bus. On Zen16 controllers, the Modbus master mode must be used in conjunction with the MODBUS_MASTER_MACRO which defines which slave devices are accessed. (see Modbus Master). In Modbus master mode, Zen16 Series controllers can only access Modbus Holding registers (in the Modbus 40000 address range) and Input registers (in the Modbus 30000 address range) in external Modbus devices. Coils (20000) are not currently supported.

Modbus Command Summary

All of the registers currently incorporated in Zen16 Series controllers are accessed as "Holding Registers". Although strictly speaking this means that all of the registers are read/write registers, there are some exceptions to this rule. However the majority of these registers are read/write registers. There are no Discrete input registers, Coils or Input registers available in the Zen16.

The following Modbus function codes are supported by Zen16 controllers in slave mode;

Function Code	Description
1	Read coil status
2	Read input switch status
3	Read holding registers
4	Read input registers
5	Force coils
6	Write single holding register
15	Force multiple coils
16	Write multiple holding registers
23	Read/Write multiple holding registers (V0.08.01 onwards)

NOTE: Access to Modbus addresses 3073 to 4096 are restricted to function codes 3 & 16. (See Input Module Registers (3073 to 4096) for more information).

The following Modbus function codes are supported by Zen16 controllers in master mode;

Function Code	Description
3	Read holding registers
4	Read input registers
6	Write single holding register
16	Write multiple holding registers

Addressing Convention

All registers numbers contained in this document refer to the original Modbus convention for addressing where register 1 is addressed as 0x0000 in the data packet.

For example, the register number for the Channel 1 processed data register is shown in this document as 9. In Modbus terms this is referred to as 40009. However the actual or direct address contained in the Modbus data packet would be 0x0008 (i.e. 1 count less).

Data Orientation

Zen16 controllers contain a combination of 8 bit, 16 bit, 24 bit, 32 bit integer, 32 bit floating point registers. The original Modbus protocol only allows for 16bit data registers so to access larger registers, multiple 16 bit registers are accessed. You will notice that all 24 and 32 bit register numbers in the Zen16 are odd addresses only so that they are spaced 2 register addresses apart from each other. This allows block reads of 32 bit registers to be carried out while still maintaining the correct register addresses.

In Zen16 controllers the data for 24 and 32 bit registers is transmitted LSW (Least Significant Word) first followed by the MSW (Most Significant Word). In Modbus master mode the user can specify the MB SWAPPED option to access slave devices which use the alternate format. (See Modbus Master)

For example;

If register 40009 points to a 32 bit long which contains the value 12345678 (0xBC614E hex) then

1st pair of 8 bit bytes transmitted = 0x61 0x4E 2nd pair of 8 bit bytes transmitted = 0x00 0xBC

If the internal register is a 32 bit floating point number then the 1st two 8 bit values transmitted are the least significant 16 bits of the mantissa, while the next two 8 bit values transmitted give the sign, 8 bits of exponent and the most significant 7 bits of the mantissa.

For example;

If register pair 41025 points to a 32 bit float which contains the value –12.5 (0xC1480000 hex) then

1st pair of 8 bit bytes transmitted = 0x00 0x00 2nd pair of 8 bit bytes transmitted = 0XC1 0x48

8 bit Registers

In cases where the internal register is only an 8 bit value, the MSB will be set to zero (if the register is an 8 bit unsigned value) or to the sign (if the register is an 8 bit signed value).

Text String Registers

Zen16 controllers also contain various text string registers. Text strings vary in maximum length and all text strings must be terminated with an ASCII null (0x00). Most text strings are 14 chars+null (so 15 chars in total) but some are 30chars+null and some are also 62chars+null. (See specific info on each register)

A string can be shorter than the maximum length provided that unused characters are padded with ASCII nulls. Each character in the string is sent in the same order as it appears in the original text string (i.e. 2 characters per 16bit word).

Our addressing of text registers does not strictly adhere to the Modbus spec in that the register number specified for each text string is only used as an entry point into the text string. So for example, register 4016393 is the register number used to access the channel name for input channel 1 which can be up to 14 ASCII characters in length plus a null (ASCII 0x00) terminating character. So the Modbus frame required to read this would be as follows:

Add Funct Start Add Hi Start Add Lo No. of regs Hi No. of regs Lo Chksum ??? 0x03 0x40 0x08 0x00 0x08 ???

If the channel name was set to "Temp_1" the reply would be as follows:

Add Funct Byte Count Byte1 Byte2 Byte3 Byte4 Byte4 Byte5 Byte6 Byte16 Chksum

??? 0x03 0x10 0x54(T) 0x65(e) 0x6D(m) 0x70(p) 0x5F(_) 0x31(1) 0x00 0x00 ???

Under standard Modbus addressing another read of register number 4016395 would access byte 5 and 6 (i.e. "_1") of the channel 1 name, but this is not the case in our implementation. Instead register number 4016395 addresses the start of the next text string (i.e. then channel name for input channel 2).

The only limitation with the way we address text string registers is that you can only read/write one complete text string in a single Modbus frame. You cannot access consecutive text string registers in a single long Modbus block read/write. Reading past the maximum size a text string register will give random result values for the unused characters so we recommend that you limit your read/write lengths to those specified for each register.

Data packet Size

Zen16 controllers can transmit and receive Modbus data packets up to 255 bytes in length.

Modbus/TCP Slave Option

Zen16 controllers can be supplied with an Ethernet option fitted to serial port 1. When the Ethernet option is fitted, the Zen16 will automatically switch to Modbus/TCP mode when the Modbus RTU slave protocol is selected for serial port 1. (This also applies to the Intech/Modbus RTU slave protocol. See Intech Mode.) With the Ethernet option fitted the internal serial rate is fixed to 230400 baud, no parity. The Ethernet adapter (Xport device) must be configured with its serial channel set to match. (See ICC402 Ethernet for more information on how to setup the Ethernet port).

NOTE: Later versions of Zen16 firmware include a Modbus/TCP wrap option which wraps/unwraps TCP packets around a serial frame of data. Its intended for use with some cellular modems and this mode should not be used for standard Modbus/TCP communications.

See also

Character Frame Formats

Modbus Digital Inputs

Modbus Digital Outputs

1.3.3 Intech Mode

The Intech communications mode is designed to allow the Zen16 series controller to operate with the MicroScan SCADA system developed by Intech Instruments Ltd.

Modbus RTU In Intech Mode

The Intech communications mode also allows Modbus RTU messages to be handled without switching to the standard Modbus mode. In Intech mode, Modbus RTU timing restrictions are slightly relaxed from the Modbus standard with only the inter frame timeout being checked during receive.

1.3.4 Character Frame Formats

Start Bit and Data Bits

Data transmission always begins with the start bit. The start bit signals the receiving device to prepare to receive data. One bit period later, the least significant bit of the ASCII encoded character is transmitted, followed by the remaining data bits. The receiving device then reads each bit position as they are transmitted and, since the sending and receiving devices operate at the same transmission speed (baud rate), the data is read without timing errors.

Parity Bit

To prevent errors in communication, the sum of data bits in each character (byte) must be the same: either an odd amount or an even amount. The parity bit is used to maintain this similarity for all characters throughout the transmission. It is necessary for the parity protocol of the sending and receiving devices to be set before transmission. There are three options for the parity bit, it can be set to either:

- None there is no parity.
- Odd the sum of bits in each byte is odd.
- Even the sum of bits in each byte is even.

After the start and data bits of the byte have been sent, the parity bit is sent. The transmitter sets the parity bit to 1 or 0 making the sum of the bits of the first character odd or even, depending on the parity protocol set for the sending and receiving devices.

As each subsequent character in the transmission is sent, the transmitter sets the parity bit to a 1 or a 0 so that the protocol of each character is the same as the first character: odd or even.

The parity bit is used by the receiver to detect errors that may occur to an odd number of bits in the transmission. However, a single parity bit cannot detect errors that may occur to an even number of bits. Given this limitation, the parity bit is often ignored by the receiving device. You set the parity bit of incoming data and also set the parity bit of outgoing data to odd, even, or none (mark parity).

Stop Bit

The stop bit is the last character to be transmitted. The stop bit provides a single bit period pause to allow the receiver to prepare to re-synchronize to the start of a new transmission (start bit of next byte). The receiver then continuously looks for the occurrence of the start bit.

See also

Command Response Time

1.3.5 Command Response Time

The controller uses half-duplex operation to send and receive data. This means that it can only send or receive data at any given time. It cannot do both simultaneously. The controller ignores commands while transmitting data, using RXD as a busy signal.

When the controller receives commands and data, after the first command string has been received, timing restrictions are imposed on subsequent commands. This allows enough time for the controller to process the command and prepare for the next command.

See the Timing Diagram below. At the start of the time interval t1, the sending device (PC) prints or writes the string to the serial port, initiating a transmission. During t1 the command characters are under transmission and at the end of this period the controller receives the command terminating character. The time duration of time interval t1 depends on the number of characters and baud rate of the channel:

```
t1 = (10 * # of characters) / baud rate
```

At the start of time interval **t2**, the controller starts to interpret the command, and when complete performs the command function.

After receiving a valid command string, the controller always indicates to the sending device when it is ready to accept a new command. After a read command, the controller responds with the requested data followed by a carriage return (øDH) and a line feed (øAH) character. After receiving a write command, the controller executes the write command and then responds with a carriage return/line feed.

The sending device should wait for the carriage return/line feed characters before sending the next command to the controller.


If the controller is to reply with data, time interval **t2** is controlled by using the command terminating character: \$ or *. The \$ terminating character results in a response time window of 50 milliseconds minimum and 100 milliseconds maximum. This allows enough time to release the sending driver on the RS-485 bus. Terminating the command line with the * symbol, results in a response time window (**t2**) of 2 milliseconds minimum and 50 milliseconds maximum. The faster response time of this terminating character requires that sending drivers release within 2 milliseconds after the terminating character is received.

At the start of time interval **t3**, the controller responds with the first character of the reply. As with **t1**, the time duration of **t3** depends on the number of characters and baud rate of the channel:

$$t3 = (10 * # of characters) / baud rate$$

At the end of t3 the controller is ready to receive the next command.

The maximum throughput of the controller is limited to the sum of the times: t1, t2, t3.



Timing Diagram


See also

ASCII Mode Format

1.4 ASCII Mode Format

Command String Construction

When sending commands to the controller using a Terminal emulation program, a string containing at least one command character must be constructed. A command string consists of the following characters and must be constructed in the order shown:



Command String Construction Diagram

Start Character

Use **S** or **s** for the start character of a command string. This must be the first character in the string.

Controller Address

Use an ASCII number from **0** to **255** for the controller address. If the character following the **start** character is not an ASCII number, then address **0** is assumed. All controllers respond to address **0**.

Read / Write Command

The next character must be an ASCII **R** or **r** for read, an ASCII **U** or **u** for an unformatted read, or an ASCII **W** or **w** for write. Any other character aborts the operation.

Register Address

The register address for the read/write operation is specified next. It can be an ASCII number from 1 to 65535 or, for special text registers, an ASCII letter from A to Z which is not case sensitive. If the address character is omitted in a read command, the controller always responds with the data value

currently on the display. The register address must be specified for a write command.

Separator Character

After the register address in a write command, the next character must be something other than an ASCII number. This is used to separate the register address from the data value. It can be a **space** or a , (comma), or any other character except a \$ (dollar) or an * (asterisk).

Data Value

After the separator character, the data value is sent. It must be an ASCII number in the range of **32766** to **32766**.

Message Terminator

The last character in the message is the message terminator and this must be either a \$ (dollar) or an * (asterisk).

If the \$ is used as a terminator, a minimum delay of 50 milliseconds is inserted before a reply is sent.

If the * is used as a terminator, a minimum delay of 2 milliseconds is inserted before a reply is sent.

NOTE: The \$ and the * characters must not appear anywhere else in the message string.

Controller Response

After the controller has completed a read or write instruction it responds by sending a carriage return/line feed (CR/LF) back to the host. If the instruction was a read command, the CR/LF follows the last character in the ASCII string. If it was a write command, a CR/LF is the only response sent back to the host. The host must wait for this before sending any further commands to the controller.

Unformatted Read

In the ASCII mode data is normally read as formatted data which includes decimal point and any text characters that may be selected to show display units. However it is also possible to read unformatted data (i.e. no decimal point and no text characters) by using a "U" or "u" in the read command instead of an "R" or "r". The following command sequence would be used to read unformatted data in channel 4 from controller address 3.

S3U15*

NOTE: There is no unformatted write command. When writing to fixed point registers, any decimal point and text characters are ignored.

See also

ASCII Read/Write Examples

Multiple Write

ASCII Text Registers

1.4.1 ASCII Read/Write Examples

Examples	Description
SR\$	Read display value, 50 milliseconds delay, all controllers respond.
s15r\$	Read display value, 50 milliseconds delay, controller address 15 responds.
SR57*	Read Peak value, 2 milliseconds delay, all controllers respond.
Sr8194*	Read Code 1 setting, 2 milliseconds delay, all controllers respond.
s2w1-10000\$	Write -10000 to the display register of controller address 2, 50 milliseconds delay.
SW16393 Chan_1\$	Write ASCII text string Chan_1 to channel 1 text register, 50 milliseconds.

SW16393 Chan_1\$ Write ASCII text string **Chan_1** to channel 1 text register, 50 milliseconds s10w8206,7* Change brightness to **7** on controller address 8206, 2 milliseconds delay.

See also


Multiple Write

ASCII Text Registers

1.4.2 Multiple Write

This feature allows multiple registers to be written in a single ASCII command string. It is similar to a normal write command with the following differences:

- After the first data value, a separator character is inserted instead of the message terminator. Then
 the next register address is specified, followed by another separator character and the next data
 value. This procedure is repeated for each new register. The message terminator is added after the
 last data value in the string.
- Any number of registers can be written in the above manner provided the total length of the command string does not exceed 73 ASCII characters, including spaces and message terminator.



Two examples of the multiple write command

See also

ASCII Text Registers

1.5 Macro Compiling & Uploading

A macro is a set of commands that run automatically when the controller is powered up. Define Instruments Ltd. has a growing library of macros to suit a wide range of customer applications. Macros can be installed in the controller at the factory during initial programming or by the customer

at some later date. Macros are written by Define Instruments Ltd. or the customer using the CodeLab, which is available for free download at www.defineinstruments.com.

Part III

2 Register List

The registers described in the topics of this Help are available for controller configuration and macro programming purposes. Each register is identified in four ways, by:

Name

This is the name of the register and relates to its function.

Description

This describes the function of each register.

Symbol Type

Under Symbol Type, the following abbreviations identify the register type:

- B_ The symbol B_ is followed by a number from 0 up to 31 and describes the register bit number.
- F_32 The symbol F_32 identifies the register as a floating point 32-bit register (IEEE-754). (Modbus word order is Little Endian)
- PF_32 The symbol PF_32 identifies the register as a pseudo floating point 32-bit register (IEEE-754). (Modbus word order is Little Endian) (See 32-bit Pseudo Floating Point (1537 to 2047)).
- SF_32 The symbol SF_32 identifies the register as a swapped floating point 32-bit register (IEEE-754). When accessing via Modbus word order is Big Endian. This register type was included to maintain backwards compatibility with older Intech products.
 - _R The symbol _R identifies the register as a read only register and may be attached to another symbol. For example, B_0_R identifies this as bit 0 read only.
 - S_ The symbol S_ is followed by either 16, 24, or 32, identifying the register as a 16, 24, or 32-bit signed integer.
 - U_ The symbol U_ is followed by either 8, 16, or 32 identifying the register as an 8, 16, or 32-bit unsigned integer.
 - O_ The symbol O_ is followed by either 8, 16, or 32 identifying the register as an 8, 16, or 32-bit unsigned integer which is displayed in an octal format.
 - W The symbol W identifies the register as a write only register.
 - L_ The symbol _L identifies the register as a text string that contains printable ASCII characters from 0x20 0x7a.

Register Number

This is the number that identifies the register in the controller.

See Also

Memory Types

2.1 ASCII Text Registers

The Zen16 Series controller incorporates a number of text registers for storage of ASCII text strings. These strings vary in length from 8 to 62 characters depending on the intended function of the text register. The USER_TEXT and TEXT_VARIABLE registers are intended for macro use to store user text data.

Note: The table below is correct for F/W version 2.3.01 and following. On older versions most text strings used for channel naming were only 14 chars long.

Text registers can be accessed in the ASCII serial mode via the serial port or from the Macro.

Name Description Symbol Register Memory Type Number Type

DISPLAY_STRING	Write Display Text to primary display (for use with serial port in ASCII mode)	L_100	16385	RAM
DISPLAY_STRING2	Write Display Text to second display (for use with serial port in ASCII mode)	L_100	16387	RAM
DISPLAY_STRING3	Write Display Text to third display (for use with serial port in ASCII mode)	L_100	16389	RAM
RESULT_TEXT	Text display for Result	L_30	16391	EEPROM
CHANNEL1_TEXT	Text display for Channel 1	L_30	16393	EEPROM
CHANNEL2_TEXT	Text display for Channel 2	L_30	16395	EEPROM
CHANNEL3_TEXT	Text display for Channel 3	L_30	16397	EEPROM
CHANNEL4_TEXT	Text display for Channel 4	L_30	16399	EEPROM
CHANNEL5_TEXT	Text display for Channel 5	L_30	16401	EEPROM
CHANNEL6_TEXT	Text display for Channel 6	L_30	16403	EEPROM
CHANNEL7_TEXT	Text display for Channel 7	L_30	16405	EEPROM
CHANNEL8_TEXT	Text display for Channel 8	L_30	16407	EEPROM
CHANNEL9_TEXT	Text display for Channel 9	L_30	16409	EEPROM
CHANNEL10_TEXT	Text display for Channel 10	L_30	16411	EEPROM
CHANNEL11_TEXT	Text display for Channel 11	L_30	16413	EEPROM
CHANNEL12_TEXT	Text display for Channel 12	L_30	16415	EEPROM
CHANNEL13_TEXT	Text display for Channel 13	L_30	16417	EEPROM
CHANNEL14_TEXT	Text display for Channel 14	L_30	16419	EEPROM
CHANNEL15_TEXT	Text display for Channel 15	L_30	16421	EEPROM
CHANNEL16_TEXT	Text display for Channel 16	L_30	16423	EEPROM

COUNTER_A_TEXT	Text display for Counter A	L_30	16427	EEPROM
COUNTER_B_TEXT	Text display for Counter B	L_30	16429	EEPROM
COUNTER_C_TEXT	Text display for Counter C	L_30	16431	EEPROM
COUNTER_D_TEXT	Text display for Counter D	L_30	16433	EEPROM
TOTAL1_TEXT	Text display for Totalizer 1	L_30	16437	EEPROM
TOTAL2_TEXT	Text display for Totalizer 2	L_30	16439	EEPROM
TOTAL3_TEXT	Text display for Totalizer 3	L_30	16441	EEPROM
TOTAL4_TEXT	Text display for Totalizer 4	L_30	16443	EEPROM
TOTAL5_TEXT	Text display for Totalizer 5	L_30	16445	EEPROM
TOTAL6_TEXT	Text display for Totalizer 6	L_30	16447	EEPROM
TOTAL7_TEXT	Text display for Totalizer 7	L_30	16449	EEPROM
TOTAL8_TEXT	Text display for Totalizer 8	L_30	16451	EEPROM
TOTAL9_TEXT	Text display for Totalizer 9	L_30	16453	EEPROM
TOTAL10_TEXT	Text display for Totalizer 10	L_30	16455	EEPROM
AUX1_TEXT	Text display for Auxiliary 1	L_30	16463	EEPROM
AUX2_TEXT	Text display for Auxiliary 2	L_30	16465 16463	EEPROM
AUX3_TEXT	Text display for Auxiliary 3	L_30	16467 16463	EEPROM
AUX4_TEXT	Text display for Auxiliary 4	L_30	16469 16463	EEPROM
AUX5_TEXT	Text display for Auxiliary 5	L_30	16471	EEPROM
AUX6_TEXT	Text display for Auxiliary 6	L_30	16473	EEPROM
AUX7_TEXT	Text display for Auxiliary 7	L_30	16475	EEPROM
AUX8_TEXT	Text display for Auxiliary 8	L_30	16477	EEPROM
AUX9_TEXT	Text display for Auxiliary 9	L_30	16479	EEPROM
AUX10_TEXT	Text display for Auxiliary 10	L_30	16481	EEPROM
AUX11_TEXT	Text display for Auxiliary 11	L_30	16483	EEPROM
AUX12_TEXT	Text display for Auxiliary 12	L_30	16485	EEPROM
AUX13_TEXT	Text display for Auxiliary 13	L_30	16487	EEPROM
AUX14_TEXT	Text display for Auxiliary 14	L_30	16489	EEPROM
AUX15_TEXT	Text display for Auxiliary 15	L_30	16491	EEPROM
AUX16_TEXT	Text display for Auxiliary 16	L_30	16493	EEPROM
SETPOINT1_TEXT	Text display for Setpoint 1	L_30	16495	EEPROM
SETPOINT2_TEXT	Text display for Setpoint 2	L_30	16497	EEPROM
SETPOINT3_TEXT	Text display for Setpoint 3	L_30	16499	EEPROM
SETPOINT4_TEXT	Text display for Setpoint 4	L_30	16501	EEPROM
SETPOINT5_TEXT	Text display for Setpoint 5	L_30	16503	<u>EEPROM</u>
SETPOINT6_TEXT	Text display for Setpoint 6	L_30	16505	EEPROM
SETPOINT7_TEXT	Text display for Setpoint 7	L_30	16507	<u>EEPROM</u>
SETPOINT8_TEXT	Text display for Setpoint 8	L_30	16509	EEPROM
SETPOINT9_TEXT	Text display for Setpoint 9	L_30	16511	EEPROM
SETPOINT10_TEXT	Text display for Setpoint 10	L_30	16513	EEPROM
SETPOINT11_TEXT	Text display for Setpoint 11	L_30	16515	EEPROM
SETPOINT12_TEXT	Text display for Setpoint 12	L_30	16517	EEPROM

PEAK1_TEXT	Text display for Peak	L_30	16527	EEPROM
VALLEY1_TEXT	Text display for Valley	L_30	16529	EEPROM
PEAK2_TEXT	Text display for Peak 2	L_30	16531	EEPROM
VALLEY2_TEXT	Text display for Valley 2	L_30	16533	EEPROM
PEAK3_TEXT	Text display for Peak 3	L_30	16535	EEPROM
VALLEY3_TEXT	Text display for Valley 3	L_30	16537	EEPROM
OVER_TEXT	Text display for over range	L_14	16539	EEPROM
UNDER_TEXT	Text display for under range	L_14	16541	EEPROM
PRINT_STRING	Print String	L_62	16543	EEPROM
STARTUP_TEXT_LINE	Non-volatile 16 character text string for user defined startup text on line 1 (1602 LCD display only).	L_16	16545	<u>EEPROM</u>
STARTUP_TEXT_LINE	2 Non-volatile 16 character text string for user defined startup text on line 2 (1602 LCD display).	L_16	16547	EEPROM
SINGLE_LOG	This register reads or write a single data log sample if data logging is enabled.	L_14	16553	EEPROM
METER_TYPE		L_14_R	16565	<u>FLASH</u>
USER_TEXT 1 to USER_TEXT64	Are all non-volatile 30 character text strings for user defined text storage, using only odd number register addresses from 16567 to 16693.	L_30	16567 to 16693	EEPROM
TEXT_VARIABLE1	30 character text string variable in RAM.	L_30	16897	RAM
TEXT_VARIABLE2	30 character text string variable in RAM.	L_30	16899	RAM
TEXT_VARIABLE3	30 character text string variable in RAM.	L_30	16901	RAM
TEXT_VARIABLE4	30 character text string variable in RAM.	L_30	16903	RAM
TEXT_VARIABLE5	30 character text string variable in RAM.	L_30	16905	RAM
TEXT_VARIABLE6	30 character text string variable in RAM.	L_30	16907	RAM
TEXT_VARIABLE7	30 character text string variable in RAM.	L_30	16909	RAM
TEXT_VARIABLE8	30 character text string variable in RAM.	L_30	16911	RAM
TEXT_VARIABLE9	30 character text string variable in RAM.	L_30	16913	RAM
TEXT_VARIABLE10	30 character text string variable in RAM.	L_30	16915	RAM
TEXT_VARIABLE11	30 character text string variable in RAM.	L_30	16917	RAM
TEXT_VARIABLE12	30 character text string variable in RAM.	L_30	16919	RAM
TEXT_VARIABLE13	30 character text string variable in RAM.	L_30	16921	RAM
TEXT_VARIABLE14	30 character text string variable in RAM.	L_30	16923	RAM
TEXT_VARIABLE15	30 character text string variable in RAM.	L_30	16925	RAM
TEXT_VARIABLE16	30 character text string variable in RAM.	L_30	16927	RAM

See also

Register 16385

ASCII Characters for 14-segment

Print String - Register 16543

2.1.1 Register 16385, 16387, 16389

Registers 16385 to 16389 are used to write a text string directly to the controller display via the serial port in ASCII mode. Text strings are only displayed while the controller is in it's normal operating mode, known as the **operational display**. Text strings are ignored when the controller is in any edit or view mode.

A scrolling text string of up to 100 characters long can be sent to the display. The string is scrolled

through once and then the display returns to the operational display. The special \sim (tilde) character is used to insert an instantaneous register value into the text string. See note on register 16543 (print string) for more information on this feature.

To send text to the primary display, the following commands can be used:

This Text String	Displays This	
SW16385	This text string scrolls across the display	*
SW16385	Setpoint 1 = ~6 Volts \$	

Register 16385 is available on all models of Zen16 Series controllers. Registers 16387 and 16389 are also available on controller versions that have multiple displays (such as the DI-602, DI-802, DI-503, etc.) A write to register 16387 scrolls a text message on the second line of the display and a write to register 16389 scrolls a message on the third line of the display.

A read of registers 16385 to 16389 results in the text **DISP** being displayed.

2.1.2 ASCII Characters for 14-Segment Display

The following characters can be selected for the last digit by selecting and entering the appropriate register control value.

Character	Register Control Value (decimal)	Character	Register Control Value (decimal)
Space	32	@	64
!	33	Α	65
"	34	В	66
#	35	С	67
\$	36	D	68
%	37	E	69
&	38	F	70
•	39	G	71
(40	Н	72
)	41	I	73
*	42	J	74
+	43	K	75
,	44	L	76
-	45	M	77
	46	N	78
/	47	0	79
0	48	Р	80
1	49	Q	81
2	50	R	82
3	51	S	83
4	52	Т	84
5	53	U	85
6	54	V	86
7	55	W	87
8	56	Χ	88

89	Υ	57	9
90	Z	58 (displays as decimal point)	:
91 (displays same as C)]	59	;
92	\	60	<
93]	61	=
94	٨	62	>
95		63	?

2.1.3 Print String - Register 16543

When setup in the print mode, the controller can print data from any register directly to a serial printer, or to a PC where it can be imported into a spreadsheet.

Register 16543 is a special register that allows you to specify the text and data stored in specific registers to be printed out when a print command is issued by the controller while in the print mode. Through the serial port, register 16543 can be either written to or read from using a terminal program on a PC.

Writing To Register 16543

Writing to register 16543 tells the controller to print the data stored in one or more of the controller's registers when the print command is issued. To get the controller to print, the printer must be connected to the controller through the serial port and the controller must be programmed to run in the **print mode**. The data to be printed depends on how the controller has been programmed.

For example, to display a flow rate and total. The total length of a write string can be up to 62 ASCII characters long. See Printing Restrictions.

Reading From Register 16543

Reading from register 16543 allows you to check your settings prior to removing the PC from the serial port and connecting to a printer. Register 16543 can be read in the normal manner: SR16543\$.

Example of Writing To Register 16543

The following example shows a write to register 16543 with the controller setup to display flow rate and total flow of channel 1.

```
swx Rate = ~1 (add carriage return and line feed)
Total = ~37$
```

The above write to register 16543 means the following:

sw16543: Start writing to register 16543.

Rate =: Tells the controller to print the word Rate =.

~1: Tells the controller to print the current flow rate (display data), held in register 1, after the word Rate =.

Total =: Tells the controller to print the word Total =.

~37: Tells the controller to print the current total flow (stored data), held in register 37, after the word Flow =.

The printer would then print, for example, the following:

Rate = 2000 Total = 25000

This means that the current flow rate is 2000 and the total flow at this point is 25000.

Example of Reading From Register 16543

Having written the above example to the controller, to check the contents of register 16543 using the terminal program through the PC, type the following:

sr16543\$

The following is shown on the PC screen:

Rate = \sim 1 Total = \sim 37\$

Printing Restrictions

When printing, any alphanumeric ASCII character can be used within the following restrictions:

- The \$ and * characters are reserved for the terminating character at the end of the string and cannot be used as part of the text string.
- The total string length must be no greater than 62 bytes long. This includes spaces, tabs, carriage returns, line feeds, and the terminating character. There must be a separator space between the register address 16543 and the start of the string. **Note, this separator space does not have to be included in text string length calculations**.
- Any number following a ~ (tilde) character is interpreted as a register address. During a printout the register's current value is printed out in this position.
- The ASCII character \ is treated as a special character in the print string. When a \ is encountered, a * is printed in its place (* is reserved as a terminating character and normally can not appear anywhere in the text string). This allows the print output of one controller to be connected to another controller that is operating in the ASCII mode.

For example, if the print string reads:

```
swx sw3 ~11\ sw4 ~13\ sw6 ~1\$
```

The printer prints the following:

sw3 (current register value)* sw4 (current register value)*
sw6 (current register value)*

Up to seven different registers can be specified in one text string, provided that the total string length is no greater than 62 bytes long and the total length of the resulting printout is less than 100 bytes long (including time stamp if selected).

For example, the following tab delimited output could be specified to input display data, processed result, processed channel 1, processed channel 2, peak, valley, and total, directly into a spreadsheet:

$$swx \sim 1(tab) \sim 7(tab) \sim 9(tab) \sim 11(tab) \sim 57(tab) \sim 59(tab) \sim 37$$

When calculating the length of the printout, an allowance of 7 bytes for each register address should be used, plus any extra text or separating characters such as tabs or spaces.

NOTE: As a new line is usually represented by a carriage return and a line feed, 2 bytes should be added for each new line in text string length calculations.

2.2 Analog Inputs

The Zen16 controller can have up to 16 analog input modules fitted. These can be configured for a variety of different input sensors including RTD temperature probes, thermocouple temperature probes, voltage and current measurement and counters. Input modules can be isolated or non-isolated types. Each type of input module will have different setup and configuration requirements which need to be adhered to for correct functionality.

However, regardless of which type of input module is fitted, the Zen16 main controller will poll all input modules and create an updated copy of the result and status registers of each input module. This data is then scaled and becomes available in the analog result registers shown in this section.

This section also shows the various configuration registers associated with the result data.

NOTE: The configuration of each input module must be done separately via the index register 8224.

2.2.1 Channel 1

Channel 1 registers can be selected as the data source for:

- The primary display.
- The second display, if installed.
- The third display, if installed.
- Trigger for advanced setpoints SP1 to SP16 (integer registers only)
- Analogue output channels (integer registers only).
- Setpoint reset destination (integer registers only).
 The reset destination mode allows you to select a register to be reset using the contents of another register triggered by a setpoint.

Name	Description	Symbol Type	Register Number	Memory Type
CH1	32-bit register that holds the processed data for CH1.	S_32	645	RAM/FLASH
CH1_RAW	32-bit register that holds the raw data for CH1. Note: When input module is operating in counter mode, this register shows the raw accumulated count value.	S_32	677	RAM/FLASH
CH1_FLOAT	32-bit register that holds the CH1 data in a floating point format. Scaling and decimal point values are based on those used for the CH1 data shown above.	F_32	1193	RAM
CH1_SWAPPED_FLOAT	32-bit register that holds the CH1 data in a floating point format. Scaling and decimal point values are based on those used for the CH1 data shown above. Note: This register is used to maintain backwards compatibility with older Intech products. When reading this register via Modbus the word order is Big Endian.	<u>SF_32</u>	17	<u>RAM</u>
CH1_12	12-bit register that holds the processed data for CH1. (Range from 0 - 4095) This register is used to maintain backwards compatibility with older Intech products.	U_12	1	RAM
IM STATUS1	16-bit unsigned register that holds the input module status for CH1. (See Input Module Status)	U_16	4592	RAM

The above registers are normally updated by the operating system of the controller after a new input sample is processed. If the channel is disabled or in a counter mode, it is also possible to modify the contents of the register by writing to it from the setpoint reset logic, from the Macro, or via the serial port. A write to these registers in any other operational mode may result in the newly written value being overwritten by the operating system in the controller.

See also

CH1 Setup Registers

2.2.1.1 CH1 Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_CH1	32-bit register. Holds the calibration offset for CH1 and CH1_FLOAT.	S_32	613	RAM/EEPROM
SCALE_FACTOR_CH1	32-bit floating point register. Holds the calibration scale factor for CH1 and CH1_FLOAT.	F_32	1097	RAM/EEPROM
OFFSET_CH1_12BIT	16-bit register. Holds the calibration offset for CH1_12.	S_16	4576	RAM/EEPROM
SCALE_FACTOR_CH1_12BIT	32-bit floating point register. Holds the calibration scale factor for CH1_12.	F_32	1161	RAM/EEPROM
CHANNEL1_TEXT	Text display for CH1.	L_30	16393	<u>EEROM</u>
UNITS_TEXT_CH1	Units text for CH1. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17409	<u>EEROM</u>
DISPLAY FORMAT CH1	8-bit register. Controls the display format settings for CH1 (displayed in <u>octal</u> format).	<u>0 8</u>	<u>8321</u>	RAM/EEPROM
TEXT_CHARACTER_CH1	8-bit register. Holds the ASCII value for the last digit text character for CH1 (0 = no character).	U_8	<u>8375</u>	RAM/EEPROM

See also

Channel 1

2.2.1.2 CH1 Secondary Result

Zen16 controllers running firmware version V2.3.01 onwards also provide secondary result registers for use with certain input modules.

The table below shows all registers associated with the secondary result values.

Name	Description	Symbol Type	Register Number	Memory Type
CH1_SEC_RESULT	32-bit register. Holds the scaled value for the Ch1 secondary result.	S_32	737	RAM
CH1_SEC_RAW	32-bit register. Holds the scaled value for the Ch1 secondary result.	S_32	771	RAM
CH1_SEC_FLOAT	32-bit pseudo float register. Holds the scaled floating point result value for the Ch1 secondary result. (See 32-bit Pseudo Floating Point (1537 to 2047)	F_32	2017	RAM
OFFSET_CH1_12BIT	16-bit register. Holds the calibration offset for CH1 secondary value and the CH1 12 bit offset.	S_16	4576	RAM/EEPROM
SCALE_FACTOR_CH1_12BIT	32-bit floating point register. Holds the calibration scale factor for the CH1 secondary value and CH1_12 bit value.	F_32	1161	RAM/EEPROM
CHANNEL1_SEC_TEXT	Text display for name of CH1 secondary result.	L_30	16929	<u>EEROM</u>
UNITS_TEXT_CH1_SEC	Units text for CH1 secondary result. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17501	<u>EEROM</u>
DISPLAY FORMAT CH1 SEC	8-bit register. Controls the display format settings for CH1 secondary result value (displayed in octal format).	<u>0_8</u>	<u>8544</u>	RAM/EEPROM

See also

Channel 1

CH1 Setup Registers

2.2.2 Channel 2

Channel 2 registers can be selected as the data source for:

- The primary display.
- The second display, if installed.
- The third display, if installed.
- Trigger for advanced setpoints SP1 to SP16 (integer registers only)
- Analogue output channels (integer registers only).
- Setpoint reset destination (integer registers only).
 The reset destination mode allows you to select a register to be reset using the contents of another register triggered by a setpoint.

Name	Description	Symbol Type	Register Number	Memory Type
CH2	32-bit register that holds the processed data for CH2.	S_32	647	RAM/FLASH
CH2_RAW	32-bit register that holds the raw data for CH2. Note: When input module is operating in counter mode, this register shows the raw accumulated count value.	S_32	679	RAM/FLASH
CH2_FLOAT	32-bit register that holds the CH2 data in a floating point format. Scaling and decimal point values are based on those used for the CH2 data shown above.	F_32	1195	RAM
CH2_SWAPPED_FLOAT	32-bit register that holds the CH2 data in a floating point format. Scaling and decimal point values are based on those used for the CH2 data shown above. Note: This register is used to maintain backwards compatibility with older Intech products. When reading this register via Modbus the word order is Big Endian.	SF_32	19	<u>RAM</u>
CH2_12	12-bit register that holds the processed data for CH2. (Range from 0 - 4095) This register is used to maintain backwards compatibility with older Intech products.	U_12	2	RAM
IM_STATUS2	16-bit unsigned register that holds the input module status for CH2. (See Input Module Status)	U_16	4593	RAM

The above registers are normally updated by the operating system of the controller after a new input sample is processed. If the channel is disabled or in a counter mode, it is also possible to modify the contents of the register by writing to it from the setpoint reset logic, from the Macro, or via the serial port. A write to these registers in any other operational mode may result in the newly written value being overwritten by the operating system in the controller.

See also

CH2 Setup Registers

2.2.2.1 CH2 Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_CH2	32-bit register. Holds the calibration offset for CH2 and CH2_FLOAT.	S_32	615	RAM/EEPROM
SCALE_FACTOR_CH2	32-bit floating point register. Holds the calibration scale factor for CH2 and CH2_FLOAT.	F_32	1099	RAM/EEPROM
OFFSET_CH2_12BIT	16-bit register. Holds the calibration offset for CH2_12.	S_16	4577	RAM/EEPROM
SCALE_FACTOR_CH2_12BIT	32-bit floating point register. Holds the calibration scale factor for CH2_12.	F_32	1163	RAM/EEPROM

CHANNEL2_TEXT	Text display for CH2.	L_30	16395	<u>EEROM</u>
UNITS_TEXT_CH2	Units text for CH2. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17411	EEROM
DISPLAY_FORMAT_CH2	8-bit register. Controls the display format settings for CH2 (displayed in octal format).	<u>0_8</u>	8322	RAM/EEPROM
TEXT_CHARACTER_CH2	8-bit register. Holds the ASCII value for the last digit text character for CH2 (0 = no character).	U_8	8376	RAM/EEPROM

See also

Channel 2

2.2.2.2 CH2 Secondary Result

Zen16 controllers running firmware version V2.3.01 onwards also provide secondary result registers for use with certain input modules.

The table below shows all registers associated with the secondary result values.

Name	Description	Symbol Type	Register Number	Memory Type
CH2_SEC_RESULT	32-bit register. Holds the scaled value for the Ch2 secondary result.	S_32	739	RAM
CH2_SEC_RAW	32-bit register. Holds the scaled value for the Ch2 secondary result.	S_32	773	RAM
CH2_SEC_FLOAT	32-bit pseudo float register. Holds the scaled floating point result value for the Ch2 secondary result. (See 32-bit Pseudo Floating Point (1537 to 2047)	F_32	2019	RAM
OFFSET_CH2_12BIT	16-bit register. Holds the calibration offset for CH2 secondary value and the CH2 12 bit offset.	S_16	4577	RAM/EEPROM
SCALE_FACTOR_CH2_12BIT	32-bit floating point register. Holds the calibration scale factor for the CH2 secondary value and CH2_12 bit value.	F_32	1163	RAM/EEPROM
CHANNEL2_SEC_TEXT	Text display for name of CH2 secondary result.	L_30	16931	<u>EEROM</u>
UNITS_TEXT_CH2_SEC	Units text for CH2 secondary result. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17503	<u>EEROM</u>
DISPLAY FORMAT_CH2_SEC	8-bit register. Controls the display format settings for CH2 secondary result value (displayed in octal format).	<u>0_8</u>	<u>8545</u>	RAM/EEPROM

See also

Channel 2

CH2 Setup Registers

2.2.3 Channel 3

Channel 3 registers can be selected as the data source for:

- The primary display.
- The second display, if installed.
- The third display, if installed.
- Trigger for advanced setpoints SP1 to SP16 (integer registers only)
- Analogue output channels (integer registers only).
- Setpoint reset destination (integer registers only).

 The reset destination mode allows you to select a register to be reset using the contents of another register triggered by a setpoint.

Name	Description	Symbol Type	Register Number	Memory Type
CH3	32-bit register that holds the processed data for CH3.	S_32	649	RAM/FLASH
CH3_RAW	32-bit register that holds the raw data for CH3. Note: When input module is operating in counter mode, this register shows the raw accumulated count value.	S_32	681	RAM/FLASH
CH3_FLOAT	32-bit register that holds the CH3 data in a floating point format. Scaling and decimal point values are based on those used for the CH3 data shown above.	F_32	1197	RAM
CH3_SWAPPED_FLOAT	32-bit register that holds the CH3 data in a floating point format. Scaling and decimal point values are based on those used for the CH3 data shown above. Note: This register is used to maintain backwards compatibility with older Intech products. When reading this register via Modbus the word order is Big Endian.	<u>SF 32</u>	21	<u>RAM</u>
CH3_12	12-bit register that holds the processed data for CH3. (Range from 0 - 4095) This register is used to maintain backwards compatibility with older Intech products.	U_12	3	RAM
IM STATUS3	16-bit unsigned register that holds the input module status for CH3. (See Input Module Status)	U_16	4594	RAM

The above registers are normally updated by the operating system of the controller after a new input sample is processed. If the channel is disabled or in a counter mode, it is also possible to modify the contents of the register by writing to it from the setpoint reset logic, from the Macro, or via the serial port. A write to these registers in any other operational mode may result in the newly written value being overwritten by the operating system in the controller.

See also
CH3 Setup Registers

2.2.3.1 CH3 Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_CH3	32-bit register. Holds the calibration offset for CH3 and CH3_FLOAT.	S_32	617	RAM/EEPROM
SCALE_FACTOR_CH3	32-bit floating point register. Holds the calibration scale factor for CH3 and CH3_FLOAT.	F_32	1101	RAM/EEPROM
OFFSET_CH3_12BIT	16-bit register. Holds the calibration offset for CH3_12.	S_16	4578	RAM/EEPROM
SCALE_FACTOR_CH3_12BIT	32-bit floating point register. Holds the calibration scale factor for CH3_12.	F_32	1165	RAM/EEPROM
CHANNEL3_TEXT	Text display for CH3.	L_30	16397	<u>EEROM</u>
UNITS_TEXT_CH3	Units text for CH3. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17413	<u>EEROM</u>
DISPLAY_FORMAT_CH3	8-bit register. Controls the display format settings for CH3 (displayed in <u>octal</u> format).	<u>0_8</u>	8323	RAM/EEPROM
TEXT_CHARACTER_CH3	8-bit register. Holds the ASCII value for the last digit text character for CH3 (0 = no character).	U_8	8377	RAM/EEPROM

See also Channel 3

2.2.3.2 CH3 Secondary Result

Zen16 controllers running firmware version V2.3.01 onwards also provide secondary result registers for use with certain input modules.

The table below shows all registers associated with the secondary result values.

Name	Description	Symbol Type	Register Number	Memory Type
CH3_SEC_RESULT	32-bit register. Holds the scaled value for the Ch3 secondary result.	S_32	741	RAM
CH3_SEC_RAW	32-bit register. Holds the scaled value for the Ch3 secondary result.	S_32	775	RAM
CH3_SEC_FLOAT	32-bit pseudo float register. Holds the scaled floating point result value for the Ch3 secondary result. (See 32-bit Pseudo Floating Point (1537 to 2047)	F_32	2021	RAM
OFFSET_CH3_12BIT	16-bit register. Holds the calibration offset for CH3 secondary value and the CH3 12 bit offset.	S_16	4578	RAM/EEPROM
SCALE_FACTOR_CH3_12BIT	32-bit floating point register. Holds the calibration scale factor for the CH3 secondary value and CH3_12 bit value.	F_32	1165	RAM/EEPROM
CHANNEL3_SEC_TEXT	Text display for name of CH3 secondary result.	L_30	16933	EEROM
UNITS_TEXT_CH3_SEC	Units text for CH3 secondary result. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17505	<u>EEROM</u>
DISPLAY FORMAT CH3 SEC	8-bit register. Controls the display format settings for CH3 secondary result value (displayed in octal format).	<u>0_8</u>	<u>8546</u>	RAM/EEPROM

See also

Channel 3

CH3 Setup Registers

2.2.4 Channel 4

Channel 4 registers can be selected as the data source for:

- The primary display.
- The second display, if installed.
- The third display, if installed.
- Trigger for advanced setpoints SP1 to SP16 (integer registers only)
- Analogue output channels (integer registers only).
- Setpoint reset destination (integer registers only).
 The reset destination mode allows you to select a register to be reset using the contents of another register triggered by a setpoint.

Name	Description	Symbol Type	Register Number	Memory Type
CH4	32-bit register that holds the processed data for CH4.	S_32	651	RAM/FLASH
CH4_RAW	32-bit register that holds the raw data for CH4. Note: When input module is operating in counter mode, this register shows the raw accumulated count value.	S_32	683	RAM/FLASH
CH4_FLOAT	32-bit register that holds the CH4 data in a floating point format. Scaling and decimal point values are based on those used for the CH4 data shown above	F_32	1199	RAM

CH4_SWAPPED_FLOAT	32-bit register that holds the CH4 data in a floating point format. Scaling and decimal point values are based on those used for the CH4 data shown above. Note: This register is used to maintain backwards compatibility with older Intech products. When reading this register via Modbus the word order is Big Endian.	<u>SF_32</u>	23	RAM
CH4_12	12-bit register that holds the processed data for CH4. (Range from 0 - 4095) This register is used to maintain backwards compatibility with older Intech products.	U_12	4	RAM
IM STATUS4	16-bit unsigned register that holds the input module status for CH4. (See Input Module Status)	U_16	4595	RAM

The above registers are normally updated by the operating system of the controller after a new input sample is processed. If the channel is disabled or in a counter mode, it is also possible to modify the contents of the register by writing to it from the setpoint reset logic, from the Macro, or via the serial port. A write to these registers in any other operational mode may result in the newly written value being overwritten by the operating system in the controller.

See alsoCH4 Setup Registers

2.2.4.1 CH4 Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_CH4	32-bit register. Holds the calibration offset for CH4 and CH4_FLOAT.	S_32	619	RAM/EEPROM
SCALE_FACTOR_CH4	32-bit floating point register. Holds the calibration scale factor for CH4 and CH4_FLOAT.	F_32	1103	RAM/EEPROM
OFFSET_CH4_12BIT	16-bit register. Holds the calibration offset for CH4_12.	S_16	4579	RAM/EEPROM
SCALE_FACTOR_CH4_12BIT	32-bit floating point register. Holds the calibration scale factor for CH4_12.	F_32	1167	RAM/EEPROM
CHANNEL4_TEXT	Text display for CH4.	L_30	16399	<u>EEROM</u>
UNITS_TEXT_CH4	Units text for CH4. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17415	<u>EEROM</u>
DISPLAY FORMAT CH4	8-bit register. Controls the display format settings for CH4 (displayed in <u>octal</u> format).	<u>O_8</u>	8324	RAM/EEPROM
TEXT_CHARACTER_CH4	8-bit register. Holds the ASCII value for the last digit text character for CH4 (0 = no character).	U_8	8378	RAM/EEPROM

See also Channel 4

2.2.4.2 CH4 Secondary Result

Zen16 controllers running firmware version V2.3.01 onwards also provide secondary result registers for use with certain input modules.

The table below shows all registers associated with the secondary result values.

Name	Description	Symbol Type	Register Number	Memory Type
CH4_SEC_RESULT	32-bit register. Holds the scaled value for the Ch4 secondary result.	S_32	743	RAM
CH4_SEC_RAW	32-bit register. Holds the scaled value for the Ch4 secondary result.	S_32	777	RAM
CH4_SEC_FLOAT	32-bit pseudo float register. Holds the scaled floating point result value for the Ch4 secondary result. (See 32-bit Pseudo Floating Point (1537 to 2047)	F_32	2023	RAM
OFFSET_CH4_12BIT	16-bit register. Holds the calibration offset for CH4 secondary value and the CH4 12 bit offset.	S_16	4579	RAM/EEPROM
SCALE_FACTOR_CH4_12BIT	32-bit floating point register. Holds the calibration scale factor for the CH4 secondary value and CH4_12 bit value.	F_32	1167	RAM/EEPROM
CHANNEL4_SEC_TEXT	Text display for name of CH4 secondary result.	L_30	16935	<u>EEROM</u>
UNITS_TEXT_CH4_SEC	Units text for CH4 secondary result. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17507	<u>EEROM</u>
DISPLAY FORMAT CH4 SEC	8-bit register. Controls the display format settings for CH4 secondary result value (displayed in octal format).	<u>0 8</u>	8547	RAM/EEPROM

Channel 4

CH4 Setup Registers

2.2.5 Channel 5

Channel 5 registers can be selected as the data source for:

- The primary display.
- The second display, if installed.
- The third display, if installed.
- Trigger for advanced setpoints SP1 to SP16 (integer registers only)
- Analogue output channels (integer registers only).
- Setpoint reset destination (integer registers only).
 The reset destination mode allows you to select a register to be reset using the contents of another register triggered by a setpoint.

Name	Description	Symbol Type	Register Number	Memory Type
CH5	32-bit register that holds the processed data for CH5.	S_32	653	RAM/FLASH
CH5_RAW	32-bit register that holds the raw data for CH5. Note: When input module is operating in counter mode, this register shows the raw accumulated count value.	S_32	685	RAM/FLASH
CH5_FLOAT	32-bit register that holds the CH5 data in a floating point format. Scaling and decimal point values are based on those used for the CH5 data shown above.	F_32	1201	RAM

CH5_SWAPPED_FLOAT	32-bit register that holds the CH5 data in a floating point format. Scaling and decimal point values are based on those used for the CH5 data shown above. Note: This register is used to maintain backwards compatibility with older Intech products. When reading this register via Modbus the word order is Big Endian.	<u>SF_32</u>	25	
CH5_12	12-bit register that holds the processed data for CH5. (Range from 0 - 4095) This register is used to maintain backwards compatibility with older Intech products.	U_12	5	RAM
IM_STATUS5	16-bit unsigned register that holds the input module status for CH5. (See Input Module Status)	U_16	4596	RAM

See alsoCH5 Setup Registers

2.2.5.1 CH5 Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_CH5	32-bit register. Holds the calibration offset for CH5 and CH5_FLOAT.	S_32	621	RAM/EEPROM
SCALE_FACTOR_CH5	32-bit floating point register. Holds the calibration scale factor for CH5 and CH5_FLOAT.	F_32	1105	RAM/EEPROM
OFFSET_CH5_12BIT	16-bit register. Holds the calibration offset for CH5_12.	S_16	4580	RAM/EEPROM
SCALE_FACTOR_CH5_12BIT	32-bit floating point register. Holds the calibration scale factor for CH5_12.	F_32	1169	RAM/EEPROM
CHANNEL5_TEXT	Text display for CH5.	L_30	16401	<u>EEROM</u>
UNITS_TEXT_CH5	Units text for CH5. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17417	EEROM
DISPLAY FORMAT CH5	8-bit register. Controls the display format settings for CH5 (displayed in <u>octal</u> format).	<u>0 8</u>	<u>8325</u>	RAM/EEPROM
TEXT_CHARACTER_CH5	$8\mbox{-bit}$ register. Holds the ASCII value for the last digit text character for CH5 (0 = no character).	U_8	<u>8379</u>	RAM/EEPROM

See also Channel 5

2.2.5.2 CH5 Secondary Result

Zen16 controllers running firmware version V2.3.01 onwards also provide secondary result registers for use with certain input modules.

Name	Description	Symbol Type	Register Number	Memory Type
CH5_SEC_RESULT	32-bit register. Holds the scaled value for the Ch5 secondary result.	S_32	745	RAM
CH5_SEC_RAW	32-bit register. Holds the scaled value for the Ch5 secondary result.	S_32	779	RAM
CH5_SEC_FLOAT	32-bit pseudo float register. Holds the scaled floating point result value for the Ch5 secondary result. (See 32-bit Pseudo Floating Point (1537 to 2047)	F_32	2025	RAM
OFFSET_CH5_12BIT	16-bit register. Holds the calibration offset for CH5 secondary value and the CH5 12 bit offset.	S_16	4580	RAM/EEPROM
SCALE_FACTOR_CH5_12BIT	32-bit floating point register. Holds the calibration scale factor for the CH5 secondary value and CH5_12 bit value.	F_32	1169	RAM/EEPROM
CHANNEL5_SEC_TEXT	Text display for name of CH5 secondary result.	L_30	16937	<u>EEROM</u>
UNITS_TEXT_CH5_SEC	Units text for CH5 secondary result. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17509	<u>EEROM</u>
DISPLAY FORMAT CH5 SEC	8-bit register. Controls the display format settings for CH5 secondary result value (displayed in <u>octal</u> format).	<u>0 8</u>	<u>8548</u>	RAM/EEPROM

Channel 5

CH5 Setup Registers

2.2.6 Channel 6

Channel 6 registers can be selected as the data source for:

- The primary display.
- The second display, if installed.
- The third display, if installed.
- Trigger for advanced setpoints SP1 to SP16 (integer registers only)
- Analogue output channels (integer registers only).
- Setpoint reset destination (integer registers only).
 The reset destination mode allows you to select a register to be reset using the contents of another register triggered by a setpoint.

Name	Description	Symbol Type	Register Number	Memory Type
CH6	32-bit register that holds the processed data for CH6.	S_32	655	RAM/FLASH
CH6_RAW	32-bit register that holds the raw data for CH6. Note: When input module is operating in counter mode, this register shows the raw accumulated count value.	S_32	687	RAM/FLASH
CH6_FLOAT	32-bit register that holds the CH6 data in a floating point format. Scaling and decimal point values are based on those used for the CH6 data shown above.	F_32	1203	RAM

CH6_SWAPPED_FLOAT	32-bit register that holds the CH6 data in a floating point format. Scaling and decimal point values are based on those used for the CH6 data shown above. Note: This register is used to maintain backwards compatibility with older Intech products. When reading this register via Modbus the word order is Big Endian.	<u>SF_32</u>	27	RAM
CH6_12	12-bit register that holds the processed data for CH6. (Range from 0 - 4095) This register is used to maintain backwards compatibility with older Intech products.	U_12	6	RAM
IM_STATUS6	16-bit unsigned register that holds the input module status for CH6. (See Input Module Status)	U_16	4597	RAM

See alsoCH6 Setup Registers

2.2.6.1 CH6 Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_CH6	32-bit register. Holds the calibration offset for CH6 and CH6_FLOAT.	S_32	623	RAM/EEPROM
SCALE_FACTOR_CH6	32-bit floating point register. Holds the calibration scale factor for CH6 and CH6_FLOAT.	F_32	1107	RAM/EEPROM
OFFSET_CH6_12BIT	16-bit register. Holds the calibration offset for CH6_12.	S_16	4581	RAM/EEPROM
SCALE_FACTOR_CH6_12BIT	32-bit floating point register. Holds the calibration scale factor for CH6_12.	F_32	1171	RAM/EEPROM
CHANNEL6_TEXT	Text display for CH6.	L_30	16403	<u>EEROM</u>
UNITS_TEXT_CH6	Units text for CH6. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17419	EEROM
DISPLAY FORMAT CH6	8-bit register. Controls the display format settings for CH6 (displayed in <u>octal</u> format).	<u>0 8</u>	8326	RAM/EEPROM
TEXT_CHARACTER_CH6	8-bit register. Holds the ASCII value for the last digit text character for CH6 (0 = no character).	U_8	8380	RAM/EEPROM

See also Channel 6

2.2.6.2 CH6 Secondary Result

Zen16 controllers running firmware version V2.3.01 onwards also provide secondary result registers for use with certain input modules.

Name	Description	Symbol Type	Register Number	Memory Type
CH6_SEC_RESULT	32-bit register. Holds the scaled value for the Ch6 secondary result.	S_32	747	RAM
CH6_SEC_RAW	32-bit register. Holds the scaled value for the Ch6 secondary result.	S_32	781	RAM
CH6_SEC_FLOAT	32-bit pseudo float register. Holds the scaled floating point result value for the Ch6 secondary result. (See 32-bit Pseudo Floating Point (1537 to 2047)	F_32	2027	RAM
OFFSET_CH6_12BIT	16-bit register. Holds the calibration offset for CH6 secondary value and the CH6 12 bit offset.	S_16	4581	RAM/EEPROM
SCALE_FACTOR_CH6_12BIT	32-bit floating point register. Holds the calibration scale factor for the CH6 secondary value and CH6_12 bit value.	F_32	1171	RAM/EEPROM
CHANNEL6_SEC_TEXT	Text display for name of CH6 secondary result.	L_30	16939	<u>EEROM</u>
UNITS_TEXT_CH6_SEC	Units text for CH6 secondary result. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17511	<u>EEROM</u>
DISPLAY FORMAT CH6 SEC	8-bit register. Controls the display format settings for CH6 secondary result value (displayed in octal format).	<u>0 8</u>	<u>8549</u>	RAM/EEPROM

Channel 6

CH6 Setup Registers

2.2.7 Channel 7

Channel 7 registers can be selected as the data source for:

- The primary display.
- The second display, if installed.
- The third display, if installed.
- Trigger for advanced setpoints SP1 to SP16 (integer registers only)
- Analogue output channels (integer registers only).
- Setpoint reset destination (integer registers only).
 The reset destination mode allows you to select a register to be reset using the contents of another register triggered by a setpoint.

Name	Description	Symbol Type	Register Number	Memory Type
CH7	32-bit register that holds the processed data for CH7.	S_32	657	RAM/FLASH
CH7_RAW	32-bit register that holds the raw data for CH7. Note: When input module is operating in counter mode, this register shows the raw accumulated count value.	S_32	689	RAM/FLASH
CH7_FLOAT	32-bit register that holds the CH7 data in a floating point format. Scaling and decimal point values are based on those used for the CH7 data shown above	F_32	1205	RAM

CH7_SWAPPED_FLOAT	32-bit register that holds the CH7 data in a floating point format. Scaling and decimal point values are based on those used for the CH7 data shown above. Note: This register is used to maintain backwards compatibility with older Intech products. When reading this register via Modbus the word order is Big Endian.	SF 32	29	RAM
CH7_12	12-bit register that holds the processed data for CH7. (Range from 0 - 4095) This register is used to maintain backwards compatibility with older Intech products.	U_12	7	RAM
IM_STATUS7	16-bit unsigned register that holds the input module status for CH7. (See Input Module Status)	U_16	4598	RAM

See also CH7 Setup Registers

2.2.7.1 CH7 Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_CH7	32-bit register. Holds the calibration offset for CH7 and CH7_FLOAT.	S_32	625	RAM/EEPROM
SCALE_FACTOR_CH7	32-bit floating point register. Holds the calibration scale factor for CH7 and CH7_FLOAT.	F_32	1109	RAM/EEPROM
OFFSET_CH7_12BIT	16-bit register. Holds the calibration offset for CH7_12.	S_16	4582	RAM/EEPROM
SCALE_FACTOR_CH7_12BIT	32-bit floating point register. Holds the calibration scale factor for CH7_12.	F_32	1173	RAM/EEPROM
CHANNEL7_TEXT	Text display for CH7.	L_30	16405	<u>EEROM</u>
UNITS_TEXT_CH7	Units text for CH7. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17421	EEROM
DISPLAY FORMAT CH7	8-bit register. Controls the display format settings for CH7 (displayed in <u>octal</u> format).	<u>0 8</u>	8327	RAM/EEPROM
TEXT_CHARACTER_CH7	8-bit register. Holds the ASCII value for the last digit text character for CH7 (0 = no character).	U_8	<u>8381</u>	RAM/EEPROM

See also Channel 7

2.2.7.2 CH7 Secondary Result

Zen16 controllers running firmware version V2.3.01 onwards also provide secondary result registers for use with certain input modules.

Name	Description	Symbol Type	Register Number	Memory Type
CH7_SEC_RESULT	32-bit register. Holds the scaled value for the Ch7 secondary result.	S_32	749	RAM
CH7_SEC_RAW	32-bit register. Holds the scaled value for the Ch7 secondary result.	S_32	783	RAM
CH7_SEC_FLOAT	32-bit pseudo float register. Holds the scaled floating point result value for the Ch7 secondary result. (See 32-bit Pseudo Floating Point (1537 to 2047)	F_32	2029	RAM
OFFSET_CH7_12BIT	16-bit register. Holds the calibration offset for CH7 secondary value and the CH7 12 bit offset.	S_16	4582	RAM/EEPROM
SCALE_FACTOR_CH7_12BIT	32-bit floating point register. Holds the calibration scale factor for the CH7 secondary value and CH7_12 bit value.	F_32	1173	RAM/EEPROM
CHANNEL7_SEC_TEXT	Text display for name of CH7 secondary result.	L_30	16941	<u>EEROM</u>
UNITS_TEXT_CH7_SEC	Units text for CH7 secondary result. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17513	<u>EEROM</u>
DISPLAY FORMAT CH7 SEC	8-bit register. Controls the display format settings for CH7 secondary result value (displayed in octal format).	<u>0 8</u>	<u>8550</u>	RAM/EEPROM

Channel 7

CH7 Setup Registers

2.2.8 Channel 8

Channel 8 registers can be selected as the data source for:

- The primary display.
- The second display, if installed.
- The third display, if installed.
- Trigger for advanced setpoints SP1 to SP16 (integer registers only)
- Analogue output channels (integer registers only).
- Setpoint reset destination (integer registers only).
 The reset destination mode allows you to select a register to be reset using the contents of another register triggered by a setpoint.

Name	Description	Symbol Type	Register Number	Memory Type
CH8	32-bit register that holds the processed data for CH8.	S_32	659	RAM/FLASH
CH8_RAW	32-bit register that holds the raw data for CH8. Note: When input module is operating in counter mode, this register shows the raw accumulated count value.	S_32	691	RAM/FLASH
CH8_FLOAT	32-bit register that holds the CH8 data in a floating point format. Scaling and decimal point values are	F_32	1207	RAM

CH8_SWAPPED_FLOAT	32-bit register that holds the CH8 data in a floating point format. Scaling and decimal point values are based on those used for the CH8 data shown above. Note: This register is used to maintain backwards compatibility with older Intech products. When reading this register via Modbus the word order is Big Endian.	<u>SF_32</u>	31	RAM
CH8_12	12-bit register that holds the processed data for CH8. (Range from 0 - 4095) This register is used to maintain backwards compatibility with older Intech products.	U_12	8	RAM
IM_STATUS8	16-bit unsigned register that holds the input module status for CH8. (See Input Module Status)	U_16	4599	RAM

See also

CH8 Setup Registers

2.2.8.1 CH8 Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_CH8	32-bit register. Holds the calibration offset for CH8 and CH8_FLOAT.	S_32	627	RAM/EEPROM
SCALE_FACTOR_CH8	32-bit floating point register. Holds the calibration scale factor for CH8 and CH8_FLOAT.	F_32	1111	RAM/EEPROM
OFFSET_CH8_12BIT	16-bit register. Holds the calibration offset for CH8_12.	S_16	4583	RAM/EEPROM
SCALE_FACTOR_CH8_12BIT	32-bit floating point register. Holds the calibration scale factor for CH8_12.	F_32	1175	RAM/EEPROM
CHANNEL8_TEXT	Text display for CH8.	L_30	16407	EEROM
UNITS_TEXT_CH8	Units text for CH8. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17423	<u>EEROM</u>
DISPLAY FORMAT CH8	8-bit register. Controls the display format settings for CH8 (displayed in <u>octal</u> format).	<u>0_8</u>	8328	RAM/EEPROM
TEXT_CHARACTER_CH8	8-bit register. Holds the ASCII value for the last digit text character for CH8 (0 = no character).	U_8	8382	RAM/EEPROM

See also

Channel 8

2.2.8.2 CH8 Secondary Result

Zen16 controllers running firmware version V2.3.01 onwards also provide secondary result registers for use with certain input modules.

Name	Description	Symbol Type	Register Number	Memory Type
CH8_SEC_RESULT	32-bit register. Holds the scaled value for the Ch8 secondary result.	S_32	751	RAM
CH8_SEC_RAW	32-bit register. Holds the scaled value for the Ch8 secondary result.	S_32	785	RAM
CH8_SEC_FLOAT	32-bit pseudo float register. Holds the scaled floating point result value for the Ch8 secondary result. (See 32-bit Pseudo Floating Point (1537 to 2047)	F_32	2031	RAM
OFFSET_CH8_12BIT	16-bit register. Holds the calibration offset for CH8 secondary value and the CH8 12 bit offset.	S_16	4583	RAM/EEPROM
SCALE_FACTOR_CH8_12BIT	32-bit floating point register. Holds the calibration scale factor for the CH8 secondary value and CH8_12 bit value.	F_32	1175	RAM/EEPROM
CHANNEL8_SEC_TEXT	Text display for name of CH8 secondary result.	L_30	16943	<u>EEROM</u>
UNITS_TEXT_CH8_SEC	Units text for CH8 secondary result. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17515	<u>EEROM</u>
DISPLAY FORMAT CH8 SEC	8-bit register. Controls the display format settings for CH8 secondary result value (displayed in octal format).	<u>0 8</u>	<u>8551</u>	RAM/EEPROM

Channel 8

CH8 Setup Registers

2.2.9 Channel 9

Channel 9 registers can be selected as the data source for:

- The primary display.
- The second display, if installed.
- The third display, if installed.
- Trigger for advanced setpoints SP1 to SP16 (integer registers only)
- Analogue output channels (integer registers only).
- Setpoint reset destination (integer registers only).
 The reset destination mode allows you to select a register to be reset using the contents of another register triggered by a setpoint.

Name	Description	Symbol Type	Register Number	Memory Type
CH9	32-bit register that holds the processed data for CH9.	S_32	661	RAM/FLASH
CH9_RAW	32-bit register that holds the raw data for CH9. Note: When input module is operating in counter mode this register shows the raw accumulated count value.	S_32	693	RAM/FLASH
CH9_FLOAT	32-bit register that holds the CH9 data in a floating point format. Scaling and decimal point values are based on those used for the CH9 data shown above.	F_32	1209	RAM

CH9_SWAPPED_FLOAT	32-bit register that holds the CH9 data in a floating point format. Scaling and decimal point values are based on those used for the CH9 data shown above. Note: This register is used to maintain backwards compatibility with older Intech products. When reading this register via Modbus the word order is Big Endian.	<u>SF 32</u>	33	RAM
CH9_12	12-bit register that holds the processed data for CH9. (Range from 0 - 4095) This register is used to maintain backwards compatibility with older Intech products.	U_12	9	RAM
IM_STATUS9	16-bit unsigned register that holds the input module status for CH9. (See Input Module Status)	U_16	4600	RAM

See also

CH9 Setup Registers

2.2.9.1 CH9 Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_CH9	32-bit register. Holds the calibration offset for CH9 and CH9_FLOAT.	S_32	629	RAM/EEPROM
SCALE_FACTOR_CH9	32-bit floating point register. Holds the calibration scale factor for CH9 and CH9_FLOAT.	F_32	1113	RAM/EEPROM
OFFSET_CH9_12BIT	16-bit register. Holds the calibration offset for CH9_12.	S_16	4584	RAM/EEPROM
SCALE_FACTOR_CH9_12BIT	32-bit floating point register. Holds the calibration scale factor for CH9_12.	F_32	1177	RAM/EEPROM
CHANNEL9_TEXT	Text display for CH9.	L_30	16409	EEROM
UNITS_TEXT_CH9	Units text for CH9. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17425	<u>EEROM</u>
DISPLAY_FORMAT_CH9	8-bit register. Controls the display format settings for CH9 (displayed in octal format).	<u>0_8</u>	8329	RAM/EEPROM
TEXT_CHARACTER_CH9	8-bit register. Holds the ASCII value for the last digit text character for CH9 (0 = no character).	U_8	<u>8383</u>	RAM/EEPROM

See also

Channel 9

2.2.9.2 CH9 Secondary Result

Zen16 controllers running firmware version V2.3.01 onwards also provide secondary result registers for use with certain input modules.

Name	Description	Symbol Type	Register Number	Memory Type
CH9_SEC_RESULT	32-bit register. Holds the scaled value for the Ch9 secondary result.	S_32	753	RAM
CH9_SEC_RAW	32-bit register. Holds the scaled value for the Ch9 secondary result.	S_32	787	RAM
CH9_SEC_FLOAT	32-bit pseudo float register. Holds the scaled floating point result value for the Ch9 secondary result. (See 32-bit Pseudo Floating Point (1537 to 2047)	F_32	2033	RAM
OFFSET_CH9_12BIT	16-bit register. Holds the calibration offset for CH9 secondary value and the CH9 12 bit offset.	S_16	4584	RAM/EEPROM
SCALE_FACTOR_CH9_12BIT	32-bit floating point register. Holds the calibration scale factor for the CH9 secondary value and CH9_12 bit value.	F_32	1177	RAM/EEPROM
CHANNEL9_SEC_TEXT	Text display for name of CH9 secondary result.	L_30	16945	<u>EEROM</u>
UNITS_TEXT_CH9_SEC	Units text for CH9 secondary result. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17517	<u>EEROM</u>
DISPLAY FORMAT CH9 SEC	8-bit register. Controls the display format settings for CH9 secondary result value (displayed in octal format).	<u>0 8</u>	<u>8552</u>	RAM/EEPROM

Channel 9

CH9 Setup Registers

2.2.10 Channel 10

Channel 10 registers can be selected as the data source for:

- The primary display.
- The second display, if installed.
- The third display, if installed.
- Trigger for advanced setpoints SP1 to SP16 (integer registers only)
- Analogue output channels (integer registers only).
- Setpoint reset destination (integer registers only).
 The reset destination mode allows you to select a register to be reset using the contents of another register triggered by a setpoint.

Name	Description	Symbol Type	Register Number	Memory Type
CH10	32-bit register that holds the processed data for CH10.	S_32	663	RAM/FLASH
CH10_RAW	32-bit register that holds the raw data for CH10. Note: When input module is operating in counter mode, this register shows the raw accumulated count value.	S_32	695	RAM/FLASH
CH10_FLOAT	32-bit register that holds the CH10 data in a floating point format. Scaling and decimal point values are	F_32	1211	RAM

CH10_SWAPPED_FLOAT	32-bit register that holds the CH10 data in a floating point format. Scaling and decimal point values are based on those used for the CH10 data shown above. Note: This register is used to maintain backwards compatibility with older Intech products. When reading this register via Modbus the word order is Big Endian.	<u>SF_32</u>	35	RAM
CH10_12	12-bit register that holds the processed data for CH10. (Range from 0 - 4095) This register is used to maintain backwards compatibility with older Intech products.	U_12	10	RAM
IM_STATUS10	16-bit unsigned register that holds the input module status for CH10. (See Input Module Status)	U_16	4601	RAM

See also

CH10 Setup Registers

2.2.10.1 CH10 Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_CH10	32-bit register. Holds the calibration offset for CH10 and CH10_FLOAT.	S_32	631	RAM/EEPROM
SCALE_FACTOR_CH10	32-bit floating point register. Holds the calibration scale factor for CH10 and CH10_FLOAT.	F_32	1115	RAM/EEPROM
OFFSET_CH10_12BIT	16-bit register. Holds the calibration offset for CH10_12.	S_16	4585	RAM/EEPROM
SCALE_FACTOR_CH10_12BIT	32-bit floating point register. Holds the calibration scale factor for CH10_12.	F_32	1179	RAM/EEPROM
CHANNEL10_TEXT	Text display for CH10.	L_30	16411	<u>EEROM</u>
UNITS_TEXT_CH10	Units text for CH10. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17427	<u>EEROM</u>
DISPLAY FORMAT CH10	8-bit register. Controls the display format settings for CH10 (displayed in <u>octal</u> format).	<u>0_8</u>	8330	RAM/EEPROM
TEXT CHARACTER CH10	8-bit register. Holds the ASCII value for the last digit text character for CH10 (0 = no character).	U_8	8384	RAM/EEPROM

See also Channel 10

2.2.10.2 CH10 Secondary Result

Zen16 controllers running firmware version V2.3.01 onwards also provide secondary result registers for use with certain input modules.

Name	Description	Symbol Type	Register Number	Memory Type
CH10_SEC_RESULT	32-bit register. Holds the scaled value for the Ch10 secondary result.	S_32	753	RAM
CH10_SEC_RAW	32-bit register. Holds the scaled value for the Ch10 secondary result.	S_32	789	RAM
CH10_SEC_FLOAT	32-bit pseudo float register. Holds the scaled floating point result value for the Ch10 secondary result. (See 32-bit Pseudo Floating Point (1537 to 2047)	F_32	2035	RAM
OFFSET_CH10_12BIT	16-bit register. Holds the calibration offset for CH10 secondary value and the CH10 12 bit offset.	S_16	4585	RAM/EEPROM
SCALE_FACTOR_CH10_12BIT	32-bit floating point register. Holds the calibration scale factor for the CH10 secondary value and CH10_12 bit value.	F_32	1179	RAM/EEPROM
CHANNEL10_SEC_TEXT	Text display for name of CH10 secondary result.	L_30	16947	EEROM
UNITS_TEXT_CH10_SEC	Units text for CH10 secondary result. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17519	<u>EEROM</u>
DISPLAY_FORMAT_CH10_SEC	8-bit register. Controls the display format settings for CH10 secondary result value (displayed in octal format).	<u>0_8</u>	<u>8553</u>	RAM/EEPROM

Channel 10

CH10 Setup Registers

2.2.11 Channel 11

Channel 11 registers can be selected as the data source for:

- The primary display.
- The second display, if installed.
- The third display, if installed.
- Trigger for advanced setpoints SP1 to SP16 (integer registers only)
- Analogue output channels (integer registers only).
- Setpoint reset destination (integer registers only).

 The reset destination mode allows you to select a register to be reset using the contents of another register triggered by a setpoint.

Name		Description	Symbol Type	Register Number	Memory Type
CH11		32-bit register that holds the processed data for CH11.	S_32	665	RAM/FLASH
CH11_RA	W	32-bit register that holds the raw data for CH11. Note: When input module is operating in counter mode, this register shows the raw accumulated count value.	S_32	697	RAM/FLASH
CH11_FL0	DAT	32-bit register that holds the CH11 data in a floating point format. Scaling and decimal point values are based on those used for the CH11 data shown above.	F_32	1213	RAM

CH11_SWAPPED_FLOAT	32-bit register that holds the CH11 data in a floating point format. Scaling and decimal point values are based on those used for the CH11 data shown above. Note: This register is used to maintain backwards compatibility with older Intech products. When reading this register via Modbus the word order is Big Endian.	<u>SF_32</u>	37	RAM
CH11_12	12-bit register that holds the processed data for CH11. (Range from 0 - 4095) This register is used to maintain backwards compatibility with older Intech products.	U_12	11	RAM
IM_STATUS11	16-bit unsigned register that holds the input module status for CH11. (See Input Module Status)	U_16	4602	RAM

See also

CH11 Setup Registers

2.2.11.1 CH11 Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_CH11	32-bit register. Holds the calibration offset for CH11 and CH11_FLOAT.	S_32	633	RAM/EEPROM
SCALE_FACTOR_CH11	32-bit floating point register. Holds the calibration scale factor for CH11 and CH11_FLOAT.	F_32	1117	RAM/EEPROM
OFFSET_CH11_12BIT	16-bit register. Holds the calibration offset for CH11_12.	S_16	4586	RAM/EEPROM
SCALE_FACTOR_CH11_12BIT	32-bit floating point register. Holds the calibration scale factor for CH11_12.	F_32	1181	RAM/EEPROM
CHANNEL11_TEXT	Text display for CH11.	L_30	16413	<u>EEROM</u>
UNITS_TEXT_CH11	Units text for CH11. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17429	<u>EEROM</u>
DISPLAY_FORMAT_CH11	8-bit register. Controls the display format settings for CH11 (displayed in <u>octal</u> format).	<u>0_8</u>	<u>8331</u>	RAM/EEPROM
TEXT_CHARACTER_CH11	8-bit register. Holds the ASCII value for the last digit text character for CH11 (0 = no character).	U_8	8385	RAM/EEPROM

See also

Channel 11

2.2.11.2 CH11 Secondary Result

Zen16 controllers running firmware version V2.3.01 onwards also provide secondary result registers for use with certain input modules.

Name	Description	Symbol Type	Register Number	Memory Type
CH11_SEC_RESULT	32-bit register. Holds the scaled value for the Ch11 secondary result.	S_32	757	RAM
CH11_SEC_RAW	32-bit register. Holds the scaled value for the Ch11 secondary result.	S_32	791	RAM
CH11_SEC_FLOAT	32-bit pseudo float register. Holds the scaled floating point result value for the Ch11 secondary result. (See 32-bit Pseudo Floating Point (1537 to 2047)	F_32	2037	RAM
OFFSET_CH11_12BIT	16-bit register. Holds the calibration offset for CH11 secondary value and the CH11 12 bit offset.	S_16	4586	RAM/EEPROM
SCALE_FACTOR_CH11_12BIT	32-bit floating point register. Holds the calibration scale factor for the CH11 secondary value and CH11_12 bit value.	F_32	1181	RAM/EEPROM
CHANNEL11_SEC_TEXT	Text display for name of CH11 secondary result.	L_30	16949	EEROM
UNITS_TEXT_CH11_SEC	Units text for CH11 secondary result. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17521	<u>EEROM</u>
DISPLAY FORMAT CH11 SEC	8-bit register. Controls the display format settings for CH11 secondary result value (displayed in octal format).	<u>0_8</u>	8554	RAM/EEPROM

Channel 11

CH11 Setup Registers

2.2.12 Channel 12

Channel 12 registers can be selected as the data source for:

- The primary display.
- The second display, if installed.
- The third display, if installed.
- Trigger for advanced setpoints SP1 to SP16 (integer registers only)
- Analogue output channels (integer registers only).
- Setpoint reset destination (integer registers only).

 The reset destination mode allows you to select a register to be reset using the contents of another register triggered by a setpoint.

Name	Description	Symbol Type	Register Number	Memory Type
CH12	32-bit register that holds the processed data for CH12.	S_32	667	RAM/FLASH
CH12_RAW	32-bit register that holds the raw data for CH12. Note: When input module is operating in counter mode this register shows the raw accumulated count value.	S_32	699	RAM/FLASH
CH12_FLOAT	32-bit register that holds the CH12 data in a floating point format. Scaling and decimal point values are based on those used for the CH12 data shown above.	F_32	1215	RAM

CH12_SWAPPED_FLOAT	32-bit register that holds the CH12 data in a floating point format. Scaling and decimal point values are based on those used for the CH12 data shown above. Note: This register is used to maintain backwards compatibility with older Intech products. When reading this register via Modbus the word order is Big Endian.	<u>SF 32</u>	39	RAM
CH12_12	12-bit register that holds the processed data for CH12. (Range from 0 - 4095) This register is used to maintain backwards compatibility with older Intech products.	U_12	12	RAM
IM_STATUS12	16-bit unsigned register that holds the input module status for CH12. (See Input Module Status)	U_16	4603	RAM

See alsoCH12 Setup Registers

2.2.12.1 CH12 Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_CH12	32-bit register. Holds the calibration offset for CH12 and CH12_FLOAT.	S_32	635	RAM/EEPROM
SCALE_FACTOR_CH12	32-bit floating point register. Holds the calibration scale factor for CH12 and CH12_FLOAT.	F_32	1119	RAM/EEPROM
OFFSET_CH12_12BIT	16-bit register. Holds the calibration offset for CH12_12.	S_16	4587	RAM/EEPROM
SCALE_FACTOR_CH12_12BIT	32-bit floating point register. Holds the calibration scale factor for CH12_12.	F_32	1183	RAM/EEPROM
CHANNEL12_TEXT	Text display for CH12.	L_30	16415	<u>EEROM</u>
UNITS_TEXT_CH12	Units text for CH12. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17431	EEROM
DISPLAY FORMAT CH12	8-bit register. Controls the display format settings for CH12 (displayed in <u>octal</u> format).	<u>0 8</u>	8332	RAM/EEPROM
TEXT_CHARACTER_CH12	8-bit register. Holds the ASCII value for the last digit text character for CH12 (0 = no character).	U_8	<u>8386</u>	RAM/EEPROM

See also Channel 12

2.2.12.2 CH12 Secondary Result

Zen16 controllers running firmware version V2.3.01 onwards also provide secondary result registers for use with certain input modules.

Name	Description	Symbol Type	Register Number	Memory Type
CH12_SEC_RESULT	32-bit register. Holds the scaled value for the Ch12 secondary result.	S_32	759	RAM
CH12_SEC_RAW	32-bit register. Holds the scaled value for the Ch12 secondary result.	S_32	793	RAM
CH12_SEC_FLOAT	32-bit pseudo float register. Holds the scaled floating point result value for the Ch12 secondary result. (See 32-bit Pseudo Floating Point (1537 to 2047)	F_32	2039	RAM
OFFSET_CH12_12BIT	16-bit register. Holds the calibration offset for CH12 secondary value and the CH2 12 bit offset.	S_16	4587	RAM/EEPROM
SCALE_FACTOR_CH12_12BIT	32-bit floating point register. Holds the calibration scale factor for the CH12 secondary value and CH12_12 bit value.	F_32	1183	RAM/EEPROM
CHANNEL12_SEC_TEXT	Text display for name of CH12 secondary result.	L_30	16951	EEROM
UNITS_TEXT_CH12_SEC	Units text for CH12 secondary result. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17523	<u>EEROM</u>
DISPLAY_FORMAT_CH12_SEC	8-bit register. Controls the display format settings for CH12 secondary result value (displayed in octal format).	<u>0_8</u>	<u>8555</u>	RAM/EEPROM

Channel 12

CH12 Setup Registers

2.2.13 Channel 13

Channel 13 registers can be selected as the data source for:

- The primary display.
- The second display, if installed.
- The third display, if installed.
- Trigger for advanced setpoints SP1 to SP16 (integer registers only)
- Analogue output channels (integer registers only).
- Setpoint reset destination (integer registers only).

 The reset destination mode allows you to select a register to be reset using the contents of another register triggered by a setpoint.

Name	Description	Symbol Type	Register Number	Memory Type
CH13	32-bit register that holds the processed data for CH13.	S_32	669	RAM/FLASH
CH13_RAW	32-bit register that holds the raw data for CH13. Note: When input module is operating in counter mode, this register shows the raw accumulated count value.	S_32	701	RAM/FLASH
CH13_FLOAT	32-bit register that holds the CH13 data in a floating point format. Scaling and decimal point values are based on those used for the CH13 data shown above.	F_32	1217	RAM

CH13_SWAPPED_FLOAT	32-bit register that holds the CH13 data in a floating point format. Scaling and decimal point values are based on those used for the CH13 data shown above. Note : This register is used to maintain backwards compatibility with older Intech products. When reading this register via Modbus the word order is Big Endian.	<u>SF_32</u>	41	RAM
CH13_12	12-bit register that holds the processed data for CH13. (Range from 0 - 4095) This register is used to maintain backwards compatibility with older Intech products.	U_12	13	RAM
IM_STATUS13	16-bit unsigned register that holds the input module status for CH13. (See Input Module Status)	U_16	4604	RAM

See also CH13 Setup Registers

2.2.13.1 CH13 Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_CH13	32-bit register. Holds the calibration offset for CH13 and CH13_FLOAT.	S_32	637	RAM/EEPROM
SCALE_FACTOR_CH13	32-bit floating point register. Holds the calibration scale factor for CH13 and CH13_FLOAT.	F_32	1121	RAM/EEPROM
OFFSET_CH13_12BIT	16-bit register. Holds the calibration offset for CH13_12.	S_16	4588	RAM/EEPROM
SCALE_FACTOR_CH13_12BIT	32-bit floating point register. Holds the calibration scale factor for CH13_12.	F_32	1185	RAM/EEPROM
CHANNEL13_TEXT	Text display for CH13.	L_30	16417	<u>EEROM</u>
UNITS_TEXT_CH13	Units text for CH13. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17433	EEROM
DISPLAY FORMAT CH13	8-bit register. Controls the display format settings for CH13 (displayed in <u>octal</u> format).	<u>0 8</u>	8333	RAM/EEPROM
TEXT_CHARACTER_CH13	8-bit register. Holds the ASCII value for the last digit text character for CH13 (0 = no character).	U_8	<u>8387</u>	RAM/EEPROM

See also Channel 13

2.2.13.2 CH13 Secondary Result

Zen16 controllers running firmware version V2.3.01 onwards also provide secondary result registers for use with certain input modules.

Name	Description	Symbol Type	Register Number	Memory Type
CH13_SEC_RESULT	32-bit register. Holds the scaled value for the Ch13 secondary result.	S_32	761	RAM
CH13_SEC_RAW	32-bit register. Holds the scaled value for the Ch13 secondary result.	S_32	795	RAM
CH13_SEC_FLOAT	32-bit pseudo float register. Holds the scaled floating point result value for the Ch13 secondary result. (See 32-bit Pseudo Floating Point (1537 to 2047)	F_32	2041	RAM
OFFSET_CH13_12BIT	16-bit register. Holds the calibration offset for CH13 secondary value and the CH3 12 bit offset.	S_16	4588	RAM/EEPROM
SCALE_FACTOR_CH13_12BIT	32-bit floating point register. Holds the calibration scale factor for the CH13 secondary value and CH13_12 bit value.	F_32	1185	RAM/EEPROM
CHANNEL13_SEC_TEXT	Text display for name of CH13 secondary result.	L_30	16953	EEROM
UNITS_TEXT_CH13_SEC	Units text for CH13 secondary result. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17525	<u>EEROM</u>
DISPLAY FORMAT CH13 SEC	8-bit register. Controls the display format settings for CH13 secondary result value (displayed in octal format).	<u>0_8</u>	8556	RAM/EEPROM

Channel 13

CH13 Setup Registers

2.2.14 Channel 14

Channel 14 registers can be selected as the data source for:

- The primary display.
- The second display, if installed.
- The third display, if installed.
- Trigger for advanced setpoints SP1 to SP16 (integer registers only)
- Analogue output channels (integer registers only).
- Setpoint reset destination (integer registers only).

 The reset destination mode allows you to select a register to be reset using the contents of another register triggered by a setpoint.

Name	Description	Symbol Type	Register Number	Memory Type
CH14	32-bit register that holds the processed data for CH14.	S_32	671	RAM/FLASH
CH14_RAW	32-bit register that holds the raw data for CH14. Note: When input module is operating in counter mode, this register shows the raw accumulated count value.	S_32	703	RAM/FLASH
CH14_FLOAT	32-bit register that holds the CH14 data in a floating point format. Scaling and decimal point values are based on those used for the CH14 data shown above.	F_32	1219	RAM

CH14_SWAPPED_FLOAT	32-bit register that holds the CH14 data in a floating point format. Scaling and decimal point values are based on those used for the CH14 data shown above. Note: This register is used to maintain backwards compatibility with older Intech products. When reading	SF_32	43	RAM
	this register via Modbus the word order is Big Endian.			
CH14_12	12-bit register that holds the processed data for CH14. (Range from 0 - 4095) This register is used to maintain backwards compatibility with older Intech products.	U_12	14	RAM
IM_STATUS14	16-bit unsigned register that holds the input module status for CH14. (See Input Module Status)	U_16	4605	RAM

See alsoCH14 Setup Registers

2.2.14.1 CH14 Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_CH14	32-bit register. Holds the calibration offset for CH14 and CH14_FLOAT.	S_32	639	RAM/EEPROM
SCALE_FACTOR_CH14	32-bit floating point register. Holds the calibration scale factor for CH14 and CH14_FLOAT.	F_32	1123	RAM/EEPROM
OFFSET_CH14_12BIT	16-bit register. Holds the calibration offset for CH14_12.	S_16	4589	RAM/EEPROM
SCALE_FACTOR_CH14_12BIT	32-bit floating point register. Holds the calibration scale factor for CH14_12.	F_32	1187	RAM/EEPROM
CHANNEL14_TEXT	Text display for CH14.	L_30	16419	<u>EEROM</u>
UNITS_TEXT_CH14	Units text for CH14. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17435	EEROM
DISPLAY FORMAT CH14	8-bit register. Controls the display format settings for CH14 (displayed in <u>octal</u> format).	<u>0 8</u>	<u>8334</u>	RAM/EEPROM
TEXT_CHARACTER_CH14	8-bit register. Holds the ASCII value for the last digit text character for CH14 (0 = no character).	U_8	8388	RAM/EEPROM

See also Channel 14

2.2.14.2 CH14 Secondary Result

Zen16 controllers running firmware version V2.3.01 onwards also provide secondary result registers for use with certain input modules.

Name	Description	Symbol Type	Register Number	Memory Type
CH14_SEC_RESULT	32-bit register. Holds the scaled value for the Ch14 secondary result.	S_32	763	RAM
CH14_SEC_RAW	32-bit register. Holds the scaled value for the Ch14 secondary result.	S_32	797	RAM
CH14_SEC_FLOAT	32-bit pseudo float register. Holds the scaled floating point result value for the Ch14 secondary result. (See 32-bit Pseudo Floating Point (1537 to 2047)	F_32	2043	RAM
OFFSET_CH14_12BIT	16-bit register. Holds the calibration offset for CH14 secondary value and the CH4 12 bit offset.	S_16	4589	RAM/EEPROM
SCALE_FACTOR_CH14_12BIT	32-bit floating point register. Holds the calibration scale factor for the CH14 secondary value and CH14_12 bit value.	F_32	1187	RAM/EEPROM
CHANNEL14_SEC_TEXT	Text display for name of CH14 secondary result.	L_30	16955	EEROM
UNITS_TEXT_CH14_SEC	Units text for CH14 secondary result. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17527	<u>EEROM</u>
DISPLAY_FORMAT_CH14_SEC	8-bit register. Controls the display format settings for CH14 secondary result value (displayed in octal format).	<u>0_8</u>	<u>8557</u>	RAM/EEPROM

Channel 14

CH14 Setup Registers

2.2.15 Channel 15

Channel 15 registers can be selected as the data source for:

- The primary display.
- The second display, if installed.
- The third display, if installed.
- Trigger for advanced setpoints SP1 to SP16 (integer registers only)
- Analogue output channels (integer registers only).
- Setpoint reset destination (integer registers only).

 The reset destination mode allows you to select a register to be reset using the contents of another register triggered by a setpoint.

Name	Description	Symbol Type	Register Number	Memory Type
CH15	$32\mbox{-bit}$ register that holds the processed data for CH15.	S_32	673	RAM/FLASH
CH15_RAW	32-bit register that holds the raw data for CH15. Note: When input module is operating in counter mode, this register shows the raw accumulated count value.	S_32	705	RAM/FLASH
CH15_FLOAT	32-bit register that holds the CH15 data in a floating point format. Scaling and decimal point values are based on those used for the CH15 data shown above.	F_32	1221	RAM

CH15_SWAPPED_FLOAT	32-bit register that holds the CH15 data in a floating point format. Scaling and decimal point values are based on those used for the CH15 data shown above. Note: This register is used to maintain backwards compatibility with older Intech products. When reading this register via Modbus the word order is Big Endian.	<u>SF 32</u>	45	RAM
CH15_12	12-bit register that holds the processed data for CH15. (Range from 0 - 4095) This register is used to maintain backwards compatibility with older Intech products.	U_12	15	RAM
IM_STATUS15	16-bit unsigned register that holds the input module status for CH15. (See Input Module Status)	U_16	4606	RAM

See also CH15 Setup Registers

2.2.15.1 CH15 Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_CH15	32-bit register. Holds the calibration offset for CH15 and CH15_FLOAT.	S_32	641	RAM/EEPROM
SCALE_FACTOR_CH15	32-bit floating point register. Holds the calibration scale factor for CH15 and CH15_FLOAT.	F_32	1125	RAM/EEPROM
OFFSET_CH15_12BIT	16-bit register. Holds the calibration offset for CH15_12.	S_16	4590	RAM/EEPROM
SCALE_FACTOR_CH15_12BIT	32-bit floating point register. Holds the calibration scale factor for CH15_12.	F_32	1189	RAM/EEPROM
CHANNEL15_TEXT	Text display for CH15.	L_30	16421	<u>EEROM</u>
UNITS_TEXT_CH15	Units text for CH15. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17437	EEROM
DISPLAY FORMAT CH15	8-bit register. Controls the display format settings for CH15 (displayed in <u>octal</u> format).	<u>0 8</u>	<u>8335</u>	RAM/EEPROM
TEXT_CHARACTER_CH15	8-bit register. Holds the ASCII value for the last digit text character for CH15 (0 = no character).	U_8	8389	RAM/EEPROM

See also Channel 15

2.2.15.2 CH15 Secondary Result

Zen16 controllers running firmware version V2.3.01 onwards also provide secondary result registers for use with certain input modules.

Name	Description	Symbol Type	Register Number	Memory Type
CH15_SEC_RESULT	32-bit register. Holds the scaled value for the Ch15 secondary result.	S_32	765	RAM
CH15_SEC_RAW	32-bit register. Holds the scaled value for the Ch15 secondary result.	S_32	799	RAM
CH15_SEC_FLOAT	32-bit pseudo float register. Holds the scaled floating point result value for the Ch15 secondary result. (See 32-bit Pseudo Floating Point (1537 to 2047)	F_32	2045	RAM
OFFSET_CH15_12BIT	16-bit register. Holds the calibration offset for CH15 secondary value and the CH5 12 bit offset.	S_16	4590	RAM/EEPROM
SCALE_FACTOR_CH15_12BIT	32-bit floating point register. Holds the calibration scale factor for the CH15 secondary value and CH15_12 bit value.	F_32	1189	RAM/EEPROM
CHANNEL15_SEC_TEXT	Text display for name of CH15 secondary result.	L_30	16957	EEROM
UNITS_TEXT_CH15_SEC	Units text for CH15 secondary result. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17529	<u>EEROM</u>
DISPLAY_FORMAT_CH15_SEC	8-bit register. Controls the display format settings for CH15 secondary result value (displayed in octal format).	<u>0_8</u>	<u>8558</u>	RAM/EEPROM

Channel 15

CH15 Setup Registers

2.2.16 Channel 16

Channel 16 registers can be selected as the data source for:

- The primary display.
- The second display, if installed.
- The third display, if installed.
- Trigger for advanced setpoints SP1 to SP16 (integer registers only)
- Analogue output channels (integer registers only).
- Setpoint reset destination (integer registers only).
 The reset destination mode allows you to select a register to be reset using the contents of another register triggered by a setpoint.

Name	Description	Symbol Type	Register Number	Memory Type
CH16	$32\mbox{-bit}$ register that holds the processed data for CH16.	S_32	675	RAM/FLASH
CH16_RAW	32-bit register that holds the raw data for CH16. Note: When input module is operating in counter mode, this register shows the raw accumulated count value.	S_32	707	RAM/FLASH
CH16_FLOAT	32-bit register that holds the CH16 data in a floating point format. Scaling and decimal point values are based on those used for the CH16 data shown above.	F_32	1223	RAM

CH16_SWAPPED_FLOAT	32-bit register that holds the CH16 data in a floating point format. Scaling and decimal point values are based on those used for the CH16 data shown above. Note: This register is used to maintain backwards compatibility with older Intech products. When reading this register via Modbus the word order is Big Endian.	<u>SF_32</u>	47	RAM
CH16_12	12-bit register that holds the processed data for CH16. (Range from 0 - 4095) This register is used to maintain backwards compatibility with older Intech products.	U_12	16	RAM
IM_STATUS16	16-bit unsigned register that holds the input module status for CH16. (See Input Module Status)	U_16	4607	RAM

See also CH16 Setup Registers

2.2.16.1 CH16 Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_CH16	32-bit register. Holds the calibration offset for CH16 and CH16_FLOAT.	S_32	643	RAM/EEPROM
SCALE_FACTOR_CH16	32-bit floating point register. Holds the calibration scale factor for CH16 and CH16_FLOAT.	F_32	1127	RAM/EEPROM
OFFSET_CH16_12BIT	16-bit register. Holds the calibration offset for CH16_12.	S_16	4591	RAM/EEPROM
SCALE_FACTOR_CH16_12BIT	32-bit floating point register. Holds the calibration scale factor for CH16_12.	F_32	1191	RAM/EEPROM
CHANNEL16_TEXT	Text display for CH16.	L_30	16423	<u>EEROM</u>
UNITS_TEXT_CH16	Units text for CH16. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17439	EEROM
DISPLAY FORMAT CH16	8-bit register. Controls the display format settings for CH16 (displayed in <u>octal</u> format).	<u>0 8</u>	8336	RAM/EEPROM
TEXT_CHARACTER_CH16	8-bit register. Holds the ASCII value for the last digit text character for CH16 (0 = no character).	U_8	8390	RAM/EEPROM

See also Channel 16

2.2.16.2 CH16 Secondary Result

Zen16 controllers running firmware version V2.3.01 onwards also provide secondary result registers for use with certain input modules.

Name	Description	Symbol Type	Register Number	Memory Type
CH16_SEC_RESULT	32-bit register. Holds the scaled value for the Ch16 secondary result.	S_32	767	RAM
CH16_SEC_RAW	32-bit register. Holds the scaled value for the Ch16 secondary result.	S_32	801	RAM
CH16_SEC_FLOAT	32-bit pseudo float register. Holds the scaled floating point result value for the Ch16 secondary result. (See 32-bit Pseudo Floating Point (1537 to 2047)	F_32	2047	RAM
OFFSET_CH16_12BIT	16-bit register. Holds the calibration offset for CH16 secondary value and the CH16 12 bit offset.	S_16	4591	RAM/EEPROM
SCALE_FACTOR_CH16_12BIT	32-bit floating point register. Holds the calibration scale factor for the CH16 secondary value and CH16_12 bit value.	F_32	1191	RAM/EEPROM
CHANNEL16_SEC_TEXT	Text display for name of CH16 secondary result.	L_30	16959	EEROM
UNITS_TEXT_CH16_SEC	Units text for CH16 secondary result. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17531	<u>EEROM</u>
DISPLAY FORMAT CH16 SEC	8-bit register. Controls the display format settings for CH16 secondary result value (displayed in octal format).	<u>0_8</u>	<u>8559</u>	RAM/EEPROM

Channel 16

CH16 Setup Registers

2.2.17 TC Cold Junction Temperature Selection

The Zen16 controller can be configured to have all of its 16 analogue input channels to work with thermocouple temperature probes. In this mode, cold junction temperature compensation is carried out by measuring the ambient temperature inside the Zen16 controller at the input terminals.

However in some applications it is desirable to measure the cold junction temperature at an external source. To allow for this the Zen16 has two cold junction select registers which allow the user to define an input channel to be used as a cold junction temperature reference.

There are two registers associated with this function;

Name	Description	Symbol Type	Register Number	Memory Type
CJC_SELECT_LOW	8 bit register that selects the input channel used for cold junction compensation for input channels 1-8.	U_8	8501	RAM/EEPROM
CJC_SELECT_HIGH	8 bit register that selects the input channel used for cold junction compensation for input channels 9-16.	U_8	8502	RAM/EEPROM

Register 8501 - CJC Select Low

Register 8501 is an 8 bit unsigned register that specifies the input channel to be used with inputs 1-8.

Register 8502 - CJC Select Low

Register 8502 is an 8 bit unsigned register that specifies the input channel to be used with inputs 9-16.

NOTE: The input channel selected to measure the cold junction temperature must be set to operate in **RTD input mode** with a resolution of **0.1 degree F**. Even if the final temperature results for the other TC channels are set to read in degrees C with a different resolution, the cold junction channel must be set as above.

The function of these registers is shown in the table below.

CJC Select Value	Cold Junction Temperature Channel
0 (default)	Cold junction temperature is taken from internal sensor in Zen16.
1	Cold junction temperature is taken from input channel 1 result.
2	Cold junction temperature is taken from input channel 2 result.
3	Cold junction temperature is taken from input channel 3 result.
4	Cold junction temperature is taken from input channel 4 result.
5	Cold junction temperature is taken from input channel 5 result.
6	Cold junction temperature is taken from input channel 6 result.
7	Cold junction temperature is taken from input channel 7 result.
8	Cold junction temperature is taken from input channel 8 result.
9	Cold junction temperature is taken from input channel 9 result.
10	Cold junction temperature is taken from input channel 10 result.
11	Cold junction temperature is taken from input channel 11 result.
12	Cold junction temperature is taken from input channel 12 result.
13	Cold junction temperature is taken from input channel 13 result.
14	Cold junction temperature is taken from input channel 14 result.
15	Cold junction temperature is taken from input channel 15 result.
16	Cold junction temperature is taken from input channel 16 result.

Note: It is possible for both CJC_SELECT_LOW and CJC_SELECT_HIGH to select the same input channel. This allows 15 thermocouples to be used with only 1 cold junction RTD channel.

2.3 Analog Output

Zen16 controllers support two onboard analogue outputs as standard. Analog output registers contain the calibration and scaling information and scaled output data for each individual analog outputs.

Note: From firmware V0.08.01 onwards, Zen16 controllers will also support additional analogue outputs modules which can be installed in the channel slots in place of the standard analogue input module.

The available analog output signals can be used for the following applications:


- To drive remote process instruments.
- As an isolated 4 to 20 mA signal for further processing via a PLC.
- As a 4 to 20 mA PID output for process control applications (e.g. temperature control).
- As a manual loader output to manually control the operation of actuated plant equipment such as valves, dampers, hydraulic and pneumatic cylinders and slides.

The analog output can be programmed over:

- The full scale range of the controller and the selected input module.
- Any part within the full scale range of the input channel.
- Any part within the full scale range of the linearized input signal.
- The proportional band of the selected PID register.

The source of data for the analog output can be selected from any processed controller input signal.

The span range of the analog output can be as small as 100 counts between the low and high analog output signal.



Once calibrated, the span range of the analog output can be easily changed (rescaled) without having to recalibrate the output. The low and high analog signal output values (mA) follow the new span range.

See also

Analog Output A

Analog Output B

Analog Mode Setup

2.3.1 Analog Output Setup

The analog outputs in the Zen16 have several different output modes which are controller by the registers shown below.

Name	Description	Symbol Type	Register Number	Memory Type
ANALOG MODE	8-bit register. Holds the configuration and setup data for the analog output mode. (see Analog Mode Setup for more info)	<u>0_8</u>	8195	RAM/EEPROM
MULTIPLEXER_LOW_OP	16-bit register. Holds the low output value for analog outputs when in multiplexer output mode. (Range from -32000 to +24000)	S_16	4117	RAM/EEPROM
MULTIPLEXER_HIGH_OP	16-bit register. Holds the high output value for analog outputs when in multiplexer output mode. (Range from -32000 to +24000)	S_16	4118	RAM/EEPROM
Read Only				
MPX CHANNEL 2100M	Read Only 8-bit register. Shows current multiplexing state of analog outputs when in MPX 2100M driver mode. (Note: only bits 0-3 are relevant, bits 4-7 should be masked out).	U_8_R	8440	RAM
MPX CHANNEL PLCRTX	Read Only 8-bit register. Shows current multiplexing state of analog outputs when in MPX PLC RTX modes. (Note: only bits 0-3 are relevant, bits 4-7 should be masked out).	U_8_R	8441	RAM

Analog Mode Setup

Mux Setup

2.3.2 Analog Output A

Name	Description	Symbol Type	Register Number	Memory Type
D2A_AOP_A_CAL_HIGH	16-bit register. Holds the high end calibration value for analog output A.	S_16	4135	RAM/EEPROM
D2A_AOP_A_CAL_LOW	16-bit register. Holds the low end calibration value for analog output A.	S_16	4127	RAM/EEPROM
D2A_AOP_A_CAL_FULL_SCALE	32-bit register. Holds the full scale value for analog output A.	S_32	405	RAM/EEPROM
D2A_AOP_A_ZERO	32-bit register. Holds the zero scale value for analog output A.	S_32	381	RAM/EEPROM
DATA SOURCE ANALOG A	16-bit register. Holds the register number of the data source for analog output A.	U_16	<u>4320</u>	RAM/EEPROM
ANALOG_OP_A_12BIT	12-bit input register which holds the data value to be output to analog output A. (Range 0 - 4095) (Note: <u>DATA_SOURCE_ANALOG_A</u> must point to this register for data to be output correctly)	U_12	117	RAM
Read Only				
ANALOG_OUTPUT_A	Read Only 16-bit register. Holds the scaled output data for analog output A.	S_16	4119	RAM

2.3.3 Analog Output B

Name	Description	Symbol Type	Register Number	Memory type
D2A_AOP_B_CAL_HIGH	16-bit register. Holds the high end calibration value for analog output B.	S_16	4136	RAM/EEPROM
D2A_AOP_B_CAL_LOW	16-bit register. Holds the low end calibration value for analog output B	S_16	4128	RAM/EEPROM
D2A_AOP_B_CAL_FULL_SCALE	32-bit register. Holds the full scale value for analog output B.	S_32	407	RAM/EEPROM
D2A_AOP_B_ZERO	32-bit register. Holds the zero scale value for analog output B.	S_32	383	RAM/EEPROM
DATA SOURCE ANALOG B	16-bit register. Holds the register number of the data source for analog output B.	U_16	<u>4321</u>	RAM/EEPROM
ANALOG_OP_B_12BIT	12-bit input register which holds the data value to be output to analog output B. (Range 0 - 4095) (Note: <u>DATA_SOURCE_ANALOG_B</u> must point to this register for data to be output correctly)	U_12	118	RAM
Read Only				
ANALOG_OUTPUT_B	Read Only 16-bit register. Holds the scaled output data for analog output B.	S_16	4120	RAM

2.3.4 Analog Output Data Source Selection

Registers 4320 & 4321 are 16-bit registers that specify the data source for the analog output channels A & B. The number they contain is the ASCII/Modbus register number for the required data source.

NOTE: Only registers that hold integer values can be used as a data source for the display. Floating point and text registers can not be used.

See Also

Common Data Source Registers

2.3.5 Additional Analogue Output Modules

From firmware version **V0.08.01 onwards**, Zen16 controllers support additional analogue output modules which can be fitted in the analogue channel slots in place of analogue input modules. It is possible to order your Zen16 in several configurations which may contain combinations of analogue input channels and analogue output channels (please go to www.defineinstruments.com or contact your Zen16 distributor for order code options).

When the Zen16 detects an analogue output module in one of the channel slots, the functions for that channel change from the standard analogue input functions to an analogue output function and the 3 pin channel connector now provides a passive 4-20mA output.

See <u>analogue output module</u> and <u>status for information</u> of the operation of additional analogue output modules.

See also

Additional Relay Output Modules

Status of Analogue O/P Module

Analog Inputs

2.3.5.1 Analogue Output Module

When the Zen16 detects an analogue output module in a channel slot, the functions for that channel change from the standard analogue input function to an analogue output function and the 3 pin channel connector now provides a passive 4-20mA output. Many of the registers associated with the channel are still valid however for some of them their functionality changes.

The table below shows those existing registers whose functions are changed in analogue output mode.

Name	Description	Symbol Type	Register Numbers	Memory Type
CH1 to CH16	32-bit registers that now hold the processed data for the analogue output. This is basically the scaled value that is sent to the analogue output module where a range of 0 to 20,000 counts equals an analogue output current of 0 to 20mA.	S_32	(<u>Same as</u> input channel registers)	RAM/FLASH
CH1_RAW to CH16_RAW	32-bit registers that hold the raw data for analogue output (i.e. this is the data pointed to by SLOTx_DATA_SOURCE below). This data is scaled as per <u>SCALE_FACTOR_CHx</u> and <u>OFFSET_CHx</u> values and the result is stored in the processed data register shown above.	e S_32	(<u>Same as input channel</u> registers)	RAM/FLASH
IM_STATUS1 to IM_STATUS16	16-bit unsigned registers that hold the analogue output module status for CH1 to CH16. (See Module Status also)	U_16	(Same as input channel registers)	RAM

Note: The information shown above is only valid when the slot for an analogue channel has an analogue output module fitted. Although the registers shown above have the same register names and addresses as those shown in the "Analogue Inputs" section, their function changes when an analogue output module is fitted in the channel slot.

When an analogue channel slot is fitted with an output module, the following registers are used to configure the data source for each analogue output. Each register is a 16 bit register which holds the register number of the data to be used for the respective analogue output. This allows you to associate each analogue output with virtually any of the integer parameters in the Zen16.

Name	Description	Symbol Type	Register Number	Memory Type
SLOT1_DATA_SOURCE	16-bit register that points to the data source for CH1 analogue output module. NOTE : Only registers that hold integer values can be used as a data source for the analogue output module. Floating point and text registers can not be used.	U_16	4632	RAM/EEPROM
SLOT2_DATA_SOURCE	16-bit register that points to the data source for CH2 analogue output module. NOTE : Only registers that hold integer values can be used as a data source for the analogue output module. Floating point and text registers can not be used.	U_16	4633	RAM/EEPROM
SLOT3_DATA_SOURCE	16-bit register that points to the data source for CH3 analogue output module. NOTE : Only registers that hold integer values can be used as a data source for the analogue output module. Floating point and text registers can not be used.	U_16	4634	RAM/EEPROM

SLOT4_DATA_SOURCE	16-bit register that points to the data source for CH4 analogue output module. NOTE : Only registers that hold integer values can be used as a data source for the analogue output module. Floating point and text registers can not be used.	U_16	4635	RAM/EEPROM
SLOT5_DATA_SOURCE	16-bit register that points to the data source for CH5 analogue output module. NOTE : Only registers that hold integer values can be used as a data source for the analogue output module. Floating point and text registers can not be used.	U_16	4636	RAM/EEPROM
SLOT6_DATA_SOURCE	16-bit register that points to the data source for CH6 analogue output module. NOTE : Only registers that hold integer values can be used as a data source for the analogue output module. Floating point and text registers can not be used.	U_16	4637	RAM/EEPROM
SLOT7_DATA_SOURCE	16-bit register that points to the data source for CH7 analogue output module. NOTE : Only registers that hold integer values can be used as a data source for the analogue output module. Floating point and text registers can not be used.	U_16	4638	RAM/EEPROM
SLOT8_DATA_SOURCE	16-bit register that points to the data source for CH8 analogue output module. NOTE : Only registers that hold integer values can be used as a data source for the analogue output module. Floating point and text registers can not be used.	U_16	4639	RAM/EEPROM
SLOT9_DATA_SOURCE	16-bit register that points to the data source for CH9 analogue output module. NOTE : Only registers that hold integer values can be used as a data source for the analogue output module. Floating point and text registers can not be used.	U_16	4640	RAM/EEPROM
SLOT10_DATA_SOURCE	16-bit register that points to the data source for CH10 analogue output module. NOTE : Only registers that hold integer values can be used as a data source for the analogue output module. Floating point and text registers can not be used.	U_16	4641	RAM/EEPROM
SLOT11_DATA_SOURCE	16-bit register that points to the data source for CH11 analogue output module. NOTE : Only registers that hold integer values can be used as a data source for the analogue output module. Floating point and text registers can not be used.	U_16	4642	RAM/EEPROM
SLOT12_DATA_SOURCE	16-bit register that points to the data source for CH12 analogue output module. NOTE : Only registers that hold integer values can be used as a data source for the analogue output module. Floating point and text registers can not be used.	U_16	4643	RAM/EEPROM
SLOT13_DATA_SOURCE	16-bit register that points to the data source for CH13 analogue output module. NOTE : Only registers that hold integer values can be used as a data source for the analogue output module. Floating point and text registers can not be used.	U_16	4644	RAM/EEPROM
SLOT14_DATA_SOURCE	16-bit register that points to the data source for CH14 analogue output module. NOTE : Only registers that hold integer values can be used as a data source for the analogue output module. Floating point and text registers can not be used.	U_16	4645	RAM/EEPROM
SLOT15_DATA_SOURCE	16-bit register that points to the data source for CH15 analogue output module. NOTE : Only registers that hold integer values can be used as a data source for the analogue output module. Floating point and text registers can not be used.	U_16	4646	RAM/EEPROM
SLOT16_DATA_SOURCE	16-bit register that points to the data source for CH16 analogue output module. NOTE : Only registers that hold integer values can be used as a data source for the analogue output module. Floating point and text registers can not be used.	U_16	4647	RAM/EEPROM

Additional Analogue Output Modules

Status of Analogue O/P Module

Analogue Inputs

2.3.5.2 Status of Analogue O/P Module

When the Zen16 detects an analogue output module in one of the channel slots it monitors the current operating state of that channel. Registers 4592 to 4607 are 16 bit unsigned registers that hold the current status of each input channel. Most flags in the status registers are read only, however there is a special write function associated with each of these registers. See Writing To Input Module Status Registers below.

Each module status register contains up to 16 bit flags which define different status functions. The table below shows the meaning of each status bit.

NOTE: The status bits shown below relate to the analogue output module. In the future these functions could change as new input modules are released or new functions are introduced.

Bit	Name	Description	Function
0	-	Not used with analogue output modules.	
1	Busy	This flag shows that the input module is busy doing some internal function and may not be able to execute normal input sampling.	0 = OK 1 = Busy
2	No Response	This flag indicates that the input module is not responding to the Zen16's repeated attempts to communicate with it. After 5 consecutive bad or no responses, the Zen16 will stop trying and assume the module is no longer operational. (See Writing To Input Module Status Registers below to reset this flag)	0 = OK 1 = Not responding
3	Flash Memory Error	This flag indicates that a Flash memory error has occurred in the analogue output module. This means that the configuration information in the module has been corrupted and it can no longer operate correctly. Contact Define Instruments Ltd. for service advice.	0 = OK 1 = Flash Memory Error
4	-	Not used with analogue output modules.	
5	Over Range	This flag indicates that output channel is in over range and the output current for the channel is not valid.	0 = OK 1 = Over Range
6	UnderRange	This flag indicates that output channel is in under range and the output current for the channel is not valid.	0 = OK 1 = Under Range
7-15	Reserved	These flags are not used with analogue output modules at present and are reserved for future functions.	0 = OK 1 = Don't Care

Note: See section on writing to module status registers.

See also

Additional Analogue Output Modules

Status of Analogue O/P Module

Analog Inputs

2.4 Clock

The following registers are used to hold time and date information from the real-time clock. These read/write registers are continuously updated by the operating system of the controller. If the real-time clock option is installed in the controller, then these registers are maintained even during power down. If the real-time clock option is not installed in the controller then these registers are still updated by the controller, but all values are lost when the power is removed from the controller.

Name	Description	Symbol Type	Register Number	Memory Type
DATE	8-bit register. Holds the real-time clock date (range 1 to 31).	U_8	8242	RAM/NVRAM
DAYS	8-bit register. Holds the real-time clock days of the week (Sunday = 0, Saturday = 6).	U_8	8241	RAM/NVRAM
HOURS	8-bitregister. Holds the real-time clock $hours$ count (range 0 to 23).	U_8	8240	RAM/NVRAM
MINUTES	8-bitregister. Holds the real-time clock $minutes$ count (range 0 to 59).	U_8	8239	RAM/NVRAM
HOURS_MINUTES	16-bit read only register. Holds the real-time clock count in minutes for hours : minutes (range 0 to 1439 (00:00 to 23:59)).	U_16_R	4438	RAM
HRS_MIN_SEC	32-bit read only register. Holds the real-time clock count in seconds for hours : minutes : seconds (range 0 to 86399 (0:00:00 to 23:59:59)).	U_32_R	151	RAM
MONTH	$\hbox{8-bit register. Holds the real-time clock } \textbf{month} \ (\text{range 1 to 12}).$	U_8	8243	RAM/NVRAM
SECONDS	$8\mbox{-bit}$ register. Holds the real-time clock $\mbox{\bf seconds}$ count (range 0 to 59).	U_8	8238	RAM/NVRAM
YEAR	8-bit register. Holds the real-time clock year (range 0 to 99).	U_8	8244	RAM/NVRAM

2.4.1 Daylight Saving

From firmware version **V0.08.01 onwards**, Zen16 controllers support daylight saving correction and <u>Time Zone</u>.

The daylight saving function works by detecting the start and end of daylight saving time as per the configuration specified by the user. If it detects that the current time stamp lies outside of the selected daylight saving period, it reports the current time at the selected time zone. If it finds that the current time stamp lies within the daylight saving period, it then adds the users predefined time offset to the time and also updates a <u>current time zone</u> register to show the adjusted time.

Note 1: In order for daylight saving to work correctly it is important that all <u>clock</u> parameters are correctly synchronized for your local time and your current <u>time zone</u>. This also includes the day of the week. If any <u>clock</u> parameters are not correct, daylight saving adjustments will be incorrect.

Note 2: DS_START_MONTH and DS_END_MONTH must be different. Setting DS_START_MONTH and DS_END_MONTH to the same value will disable the daylight saving function.

The following table shows the registers that are associated with the daylight saving function.

Name	Description	Symbol Type	Register Number	Memory Type
DS_START_MONTH	8-bit register. Holds the month when daylight saving starts (range 1 to 12).	U_8	8531	RAM/EEPROM
DS_START_DAY	8-bit register. Holds the day of the week that daylight saving starts on (Sunday = 0, Saturday = 6).	U_8	8533	RAM/EEPROM
DS_START_RECURRENCE	8-bit register. Holds the number of times that DS_START_DAY must occur before daylight saving time starts (range 1 to 5). Note: selecting 5 is the same as choosing the last occurrence in a month which could be 4 or 5 depending on the month.	U_8	8535	RAM/EEPROM
DS_START_TIME	16-bit register. Holds the daylight saving start time in minutes past midnight (range 0 to 1439 (00:00 to 23:59)).	U_16	4659	RAM/EEPROM
DS_END_MONTH	8-bit register. Holds the \boldsymbol{month} when daylight saving ends (range 1 to 12).	U_8	8532	RAM/EEPROM
DS_END_DAY	8-bit register. Holds the day of the week that daylight saving ends on (Sunday = 0, Saturday = 6).	U_8	8534	RAM/EEPROM
DS_END_RECURRENCE	8-bit register. Holds the number of times that DS_END_DAY must occur before daylight saving time ends (range 1 to 5). Note: selecting 5 is the same as choosing the last occurrence in a month which could be 4 or 5 depending on the month.	U_8	8536	RAM/EEPROM
DS_END_TIME	16-bit register. Holds the daylight saving end time in minutes past midnight (range 0 to 1439 (00:00 to 23:59)).	U_16	4660	RAM/EEPROM
DS_OFFSET	8-bit signed register. Holds the daylight saving time offset that is added to the current time when daylight saving is active (range -128mins to +127mins). Note: typically this value is +60 minutes (+1:00) but it can be a negative value as well.	S_8	8537	RAM/EEPROM

See Also

Clock

Time Zone

2.4.2 Time Zone

From firmware version **V0.08.01 onwards**, Zen16 controllers support international time zone reporting and daylight saving correction.

An international time zone reference is often needed when communicating with other Internet connected devices. The Zen16 controller allows the user to specify their time zone in coordinated universal time (UTC) and then provides a register to report the current time zone in UTC which is compensated for <u>daylight saving</u> adjustments.

Note: In order for daylight saving to work correctly it is important that all <u>clock</u> parameters are correctly synchronized for your local time and your current <u>time zone</u>. This also includes the day of the week. If any <u>clock</u> parameters are not correct, daylight saving adjustments will be incorrect.

The following table shows the registers that are associated with the time zone.

Name	Description	Symbol Type	Register Number	Memory Type
TIME_ZONE	16-bit signed register. Holds the UTC time zone value in minutes, specified by the user for their particular location. The range of -1439 to +1439 minutes (or -23:59 to +23:59).	S_16	4661	RAM/EEPROM
CURRENT_TIME_ZONE	16-bit signed read only register. This register shows the current time zone value in UTC based on the user defined TIME_ZONE and the <u>daylight saving time offset</u> . This value is reported in minutes and has a range of -1439 to +1439 minutes (or -23:59 to +23:59).	S_16_R	4662	RAM/EEPROM

See Also

Clock

Daylight Saving

2.5 Configuration

Configuration Registers

Registers 8193 to 8200 are 8-bit registers used to control the functionality of the controller. When reading or writing to these registers via the serial port in ASCII mode, the data is treated in octal format. This is identical to the value shown on the display of the controller when setting the configuration up manually from the from panel of an FM1602 display. The function selected in the 1st digit of each register is stored in bits 6 and 7. The function selected in the 2nd digit of each register is stored in bits 3, 4, and 5. The function selected in the 3rd digit of each register is stored in bits 0, 1, and 2.

For example:

If the manual setup for COUNTER_A_SETUP shows 241 on the display, then reading register 8197 in ASCII mode results in a value of 241. Converting this octal value to a binary equivalent of 10100001 or hexadecimal equivalent of 0A1.


	1st Digit	2nd Digit	3rd Digit
Octal	2	4	1
Binary	10	100	001

Name	Description	Symbol Type	Register Number	Memory Type
CAL	8-bit register. Holds the currently programmed calibration mode settings (Note, the meter display is in octal).	<u>0 8</u>	<u>8193</u>	RAM/EEPROM
DISPLAY_SETUP	8-bit register. Holds the currently programmed settings for the display setup (Note, the display is in octal).	<u>0_8</u>	<u>8194</u>	RAM/EEPROM
ANALOG MODE	8-bit register. Holds the currently programmed settings for analog mode setup (Note, the display is in octal).	<u>0_8</u>	<u>8195</u>	RAM/EEPROM
COUNTER_A_MODE	8-bit register. Holds the currently programmed settings for Counter A setup (Note, the display is in octal).	<u>0_8</u>	<u>8196</u>	RAM/EEPROM

COUNTER B SETUP	8-bit register. Holds the currently programmed settings for Counter B setup (Note, the display is in octal).	<u>O_8</u>	<u>8197</u>	RAM/EEPROM
COUNTER C SETUP	8-bit register. Holds the currently programmed settings for Counter C setup (Note, the display is in octal).	<u>O_8</u>	<u>8198</u>	RAM/EEPROM
COUNTER D SETUP	8-bit register. Holds the currently programmed settings for Counter D setup (Note, the display is in octal).	<u>O_8</u>	<u>8199</u>	RAM/EEPROM
LOGGING_SETUP	8-bit register. Holds the currently programmed settings for Code 8 (Note, the display is in octal).	<u>O_8</u>	<u>8200</u>	RAM/EEPROM
CONFIG BLANKING	16-bit register that controls which parameters are displayed when editing the code setups	U_16	<u>4434</u>	<u>EEPROM</u>

2.5.1 Calibration

While programming through the front display, the calibration modes allow you to calibrate the selected channel for all input signals. They also allow you to set up on-demand functions, serial communications settings, auto zero maintenance settings, averaging samples and averaging window settings, set K factor and cutoff for totalizers, set up 32-point linearization tables, and calibrate and scale analog output signals.



2.5.2 Config Blanking

Register 4434 is a 16 bit register in EEPROM which controls the sequence of code setups that are displayed when the "Prog" and "Up" button are pressed. Each bit in the register controls a specific code display as shown below. If a specific bit is a "0" then the display of the associated function is disabled and that function will be skipped over. If a bit is a "1" the function will be displayed.

- Bit 0 = not used
- Bit 1 = Brightness (for LED display option only)
- Bit 2 = "Lock" display
- Bit 3 = Cal
- Bit 4 = Display Mode Setup
- Bit 5 = Analog Mode Setup
- Bit 6 = Counter A Mode Setup
- Bit 7 = Counter B Mode Setup
- Bit 8 = Counter C Mode Setup

```
Bit 9 = Counter D Mode Setup
Bit 10 = Logging Mode Setup
Bit 11 = not used
Bit 12 = not used
Bit 13 = not used
Bit 14 = not used
Bit 15 = not used
```

When register 4434 is read it will be displayed as a 16 bit unsigned number. The default value will be 8191 (0x1FFF hex) which is all codes enabled. If, for example, you wished to display the following codes:

Brightness, Cal, Display Setup, Counter B Setup & Logging Setup

the resulting value for register 4434 would be;

```
0000\ 0100\ 1001\ 1010b\ (binary) = 0x049A\ (hex) = 1178\ (decimal)
```

2.5.3 Display Mode Setup

While programming through the front display, the programming digits of the display mode setup provide settings for the following display functions:

- Indication of setpoints / relays operation thru dedicated annunciators.
- Selecting the data source for the display, totalizers 1-6, analog output 1-7, peak / valley 1-3, CH1-CH7 and result.
- Selecting last digit rounding.
- Selecting display units.
- · Selecting decimal point position.
- · Display manual loader.
- Display with selected update rates (display shows selected register).

The display mode setup register is represented in <u>octal</u> format to allow 3 functions to be selected in one digit.

Display Digit 1st Digit 2nd Digit 3rd Digit

Function Not Used Display Functions Display Channel

1st Digit - Not Used

The first digit of the display mode setup register (bits 6 & 7) is not used at present and is reserved for future functions. It is recommended that this be set to 0.

2nd Digit - Display Functions

The 2nd digit of the display mode setup register (bits 3, 4, 5) selects different display functions as per the following options:

X0X = Normal display mode (i.e. operational display shows selected register and updates every 0.5 seconds)

X1X = Manual loader mode (display shows static value which is adjustable with Up/Down buttons)

X2X = Fast display update (display updates every 0.1 seconds)

X3X = Reserved for future development

X4X = Reserved for future development

X5X = Select data source for display, peak & valley specified in 3rd digit.

X6X = Set display format for counters specified in 3rd digit.

X7X = Set trailing text character for counters specified in 3rd digit.

3rd Digit - Decimal Point

The 3rd digit of the display mode setup register (bits 0,1, 2) has different options depending on the selection of the second digit. The various options are shown below for each relevant setting of the second digit.

2nd digit = 0 - 4

If the 2nd digit of the display mode setup register is set from 0 to 4 then the 3rd digit has no function. It is recommended that the 3rd digit be set to 0.

2nd digit = 5 (set data source)

If the 2nd digit of the display mode setup register is set to 5 then the 3rd digit selects which display or peak/valley channel is being targeted. The options are shown below:

X50 = Primary display source (top line of display in dual mode or top left in multi display mode).

X51 = Second display source (lower line of display in dual mode or top right in multi display mode).

X52 = Third display source (Lower left display - multi display mode only).

X53 = Fourth display source (Lower right display - multi display mode only).

X54 = Peak1/Valley1 data source.

X55 = Peak2/Valley2 data source.

X56 = Peak3/Valley3 data source.

X57 = not used at present.

2nd digit = 6 (set display format)

If the 2nd digit of the display mode setup register is set to 6 then the display format settings for the 4 counter channels can be setup, as per the selection of the 3rd digit, shown below:

X60 = not used at present.

X61 = Display format for Counter A.

X62 = Display format for Counter B.

X63 = Display format for Counter C.

X64 = Display format for Counter D.

X65 = not used at present.

X66 = not used at present.

X67 = not used at present.

2nd digit = 7 (set trailing text character)

If the 2nd digit of the display mode setup register is set to 7 then the trailing text character for the 4 counter channels can be setup, as per the selection of the 3rd digit, shown below:

X70 = not used at present.

X71 = Trailing text character for Counter A.

X72 = Trailing text character for Counter B.

X73 = Trailing text character for Counter C.

X74 = Trailing text character for Counter D.

X75 = not used at present.

X76 = not used at present.

X77 = not used at present.

See also

Select Data Source

Display Format

Last Digit Text Character

2.5.3.1 Select Data Source

Registers 1 to 16383 are available as the data source for the elected display (1 up to 4), peak / valley (1 to 3), or setpoints.

Following are the most commonly used named registers:

Register Name	Register Number	Register Name	Register Number	Register Name	Register Number
CH1	645	CH1_12	1	CH1_FLOAT	17
CH2	647	CH2_12	2	CH2_FLOAT	19
CH3	649	CH3_12	3	CH3_FLOAT	21
CH4	651	CH4_12	4	CH4_FLOAT	23
CH5	653	CH5_12	5	CH5_FLOAT	25
CH6	655	CH6_12	6	CH6_FLOAT	27
CH7	657	CH7_12	7	CH7_FLOAT	29
CH8	659	CH8_12	8	CH8_FLOAT	31
CH9	661	CH9_12	9	CH9_FLOAT	33
CH10	663	CH10_12	10	CH10_FLOAT	35
CH11	665	CH11_12	11	CH11_FLOAT	37
CH12	667	CH12_12	12	CH12_FLOAT	39
CH13	669	CH13_12	13	CH13_FLOAT	41
CH14	671	CH14_12	14	CH14_FLOAT	43
CH15	673	CH15_12	15	CH15_FLOAT	45
CH16	675	CH16_12	16	CH16_FLOAT	47

Register Name	Register Number	Register Name	Register Number	Register Name	Register Number
COUNTER_A_16	113	TOTAL10	307	AUX16	345
COUNTER_B_16	114	AUX1	315	RAW_COUNTER_A	369
COUNTER_C_16	115	AUX2	317	RAW_COUNTER_B	371
COUNTER_D_16	116	AUX3	319	RAW_COUNTER_C	373
ANALOGUE1_12	117	AUX4	321	RAW_COUNTER_D	375
ANALOGUE2_12	118	AUX5	323	PEAK1	461
DISPLAY1	223	AUX6	325	VALLEY1	463
TOTAL1	289	AUX7	327	PEAK2	465
TOTAL2	291	AUX8	329	VALLEY2	467
TOTAL3	293	AUX9	331	PEAK3	469
TOTAL4	295	AUX10	333	VALLEY3	471
TOTAL5	297	AUX11	335	SCALED_COUNTER_A	525
TOTAL6	299	AUX12	337	SCALED_COUNTER_B	527
TOTAL7	301	AUX13	339	SCALED_COUNTER_C	529
TOTAL8	303	AUX14	341	SCALED_COUNTER_D	111
TOTAL9	305	AUX15	343		

Register Name	Register Number						
MUX1_CH1	49	MUX2_CH1	65	MUX3_CH1	81	MUX4_CH1	97
MUX1_CH2	50	MUX2_CH2	66	MUX3_CH2	82	MUX4_CH2	98
MUX1_CH3	51	MUX2_CH3	67	MUX3_CH3	83	MUX4_CH3	99
MUX1_CH4	52	MUX2_CH4	68	MUX3_CH4	84	MUX4_CH4	100
MUX1_CH5	53	MUX2_CH5	69	MUX3_CH5	85	MUX4_CH5	101
MUX1_CH6	54	MUX2_CH6	70	MUX3_CH6	86	MUX4_CH6	102
MUX1_CH7	55	MUX2_CH7	71	MUX3_CH7	87	MUX4_CH7	103
MUX1_CH8	56	MUX2_CH8	72	MUX3_CH8	88	MUX4_CH8	104
MUX1_CH9	57	MUX2_CH9	73	MUX3_CH9	89	MUX4_CH9	105
MUX1_CH10	58	MUX2_CH10	74	MUX3_CH10	90	MUX4_CH10	106
MUX1_CH11	59	MUX2_CH11	75	MUX3_CH11	91	MUX4_CH11	107
MUX1_CH12	60	MUX2_CH12	76	MUX3_CH12	92	MUX4_CH12	108
MUX1_CH13	61	MUX2_CH13	77	MUX3_CH13	93	MUX4_CH13	109
MUX1_CH14	62	MUX2_CH14	78	MUX3_CH14	94	MUX4_CH14	110
MUX1_CH15	63	MUX2_CH15	79	MUX3_CH15	95	MUX4_CH15	111
MUX1_CH16	64	MUX2_CH16	80	MUX3_CH16	96	MUX4_CH16	112

2.5.4 Analogue Mode Setup

While programming through the front display, the programming digits of the analog mode setup register provide the settings to select supply rejection, and analogue output modes.

The analog mode setup register is represented in <u>octal</u> format to allow 3 functions to be selected in one digit.

Display Digit	1st Digit	2nd Digit	3rd Digit
Function	Supply Rejection	Analogue O/P Mode	Analogue O/P Options

1st Digit - Supply Rejection

The first digit of the analog mode setup register (bits 6 & 7) are used to select the supply frequency rejection, as shown below:

0XX = 60hz supply rejection.

1XX = 50hz supply rejection.

2XX = Reserved for future development

3XX = Reserved for future development

2nd Digit - Analogue Output Mode

The 2nd digit of the analog mode setup register (bits 3, 4, 5) selects different analogue output modes as per the following options:

X0X = Intech 2100M driver mode.

X1X = Normal mode (SCADA).

X2X = PLC RTX (clk/rst).

X3X = PLC RTX (BCD).

X4X = Reserved for future development.

X5X = Reserved for future development.

X6X = Reserved for future development.

X7X = Reserved for future development.

3rd Digit - Analogue Output Options

The 3rd digit of the analog mode setup register (bits 0,1, 2) has different options depending on the selection of the second digit. The various options are shown below for each relevant setting of the second digit.

2nd digit = 0

If the 2nd digit of the analog mode setup register is set to 0 (2100M driver mode) then the 3rd digit functions as shown below;

```
X00 = 700mS delay between clock pulses.
```

X01 = 1 second delay between clock pulses.

X02 = 2 seconds delay between clock pulses.

X03 = 3 seconds delay between clock pulses.

X04 = 4 seconds delay between clock pulses.

X05 = 5 seconds delay between clock pulses.

X06 = 6 seconds delay between clock pulses.

X07 = 7 seconds delay between clock pulses.

2nd digit = 2

If the 2nd digit of the analog mode setup register is set to 2 (PLC RTX (clk/rst) mode) then the 3rd digit functions as a debounce timer for the clock input pin (D2) with the following options;

X20 = No debounce time.

X21 = 2.5mS debounce time.

X22 = 5mS debounce time.

X23 = 10mS debounce time.

X24 = 25mS debounce time.

X25 = 50mS debounce time.

X26 = 100mS debounce time.

X27 = 200mS debounce time.

2nd digit = 3

If the 2nd digit of the analog mode setup register is set to 3 (PLC RTX (BCD) mode) then the 3rd digit gives the following options;

X30 = 12 bit result values output on analogue O/P 1, 12 bit scaled setpoints output on analogue

O/P 2. (Intech compatibility mode).

X31 = 32 bit result values output on analogue O/P 1, 32 bit totals 1-10 output on analogue O/P 2.

X32 = Reserved for future development.

X33 = Reserved for future development.

X34 = Reserved for future development.

X35 = Reserved for future development.

X36 = Reserved for future development.

X37 = Reserved for future development.

Note: If the analogue mode is set to X31, BCD input values of 0-9 will cause TOTAL1 - TOTAL10 values to be output on analogue output 2. For BCD input values 10 - 15, analogue output channel 2 will operate in normal mode and output whatever register the DATA_SOURCE_ANALOG2 points to.

2nd digit = 1 or 4-7

If the 2nd digit of the analog mode setup register is set to 1, or 3 to 7 then the 3rd digit has no function. It is recommended that the 3rd digit be set to 0.

NOTE: Some analogue output mode settings shown above also require the use of various digital input pins. Setting the analogue output to these modes will over ride other settings for digital inputs (see Counter Setup)

See also

Counter A Setup

Counter B Setup

Counter C Setup

Counter D Setup

2.5.5 Counter A Mode Setup

While programming through the front display, the programming digits of the counter A mode register allow you to select from various digital input modes associated with the DI A input pin.

The counter 1 mode register is represented in <u>octal</u> format to allow 3 functions to be selected in one digit.

 Display Digit
 1st Digit
 2nd Digit
 3rd Digit

 Function
 Reset/Restore
 Digital I/P Mode
 Digital I/P Mode
 Digital I/P Options

1st Digit - Reset/Restore Count A at Power-up

The first digit of the counter A mode register (bits 6 & 7) are used to select the whether the count value for the counter A register is reset to zero at a power up or restored to the last count value before power down. The options are as shown below:

0XX = Restore count A value at power up.

1XX = Reset count A value to zero at power up.

2XX = Apply 32 point linearization to count A and restore count A value at power up.

3XX = Apply 32 point linearization to count A and reset count A value to zero at power up.

Note: Linearization table 1 is used for counter A linearization options 2XX and 3XX. (See Linearization for information).

NOTE: Linearization is applied **AFTER** scaling and offset.

2nd Digit - DI A Digital Input Mode

The 2nd digit of the counter A mode register (bits 3, 4, 5) selects different digital input modes for the DI A pin as per the following options:

X0X = Digital input only.

X1X = Counter input.

X2X = Frequency counter input.

X3X = Reserved for future development.

X4X = Reserved for future development.

X5X = Reserved for future development.

X6X = Reserved for future development.

X7X = Reserved for future development.

3rd Digit - Digital Input Options

The 3rd digit of the counter A mode register (bits 0,1, 2) has different options depending on the selection of the second digit. The various options are shown below for each relevant setting of the second digit.

2nd digit = 0 (digital input)

If the 2nd digit of the counter A mode register is set to 0 (digital input only) then the 3rd digit functions as shown below;

X00 = Digital input only - no other associated functions.

X01 = Digital input which also triggers capture macro on leading edge of pulse.

X02 = Digital input with data log on leading edge of pulse.

X03 = Digital input with gated interval logging and data log on leading edge of pulse. (See <u>Gated Interval Logging</u>).

X04 = Reserved for future development.

X05 = Same as X01 above with 5mS de-bounce applied to leading edge of pulse.

X06 = Same as X02 above with 5mS de-bounce applied to leading edge of pulse.

X07 = Same as X03 above with 5mS de-bounce applied to leading edge of pulse.

(Note: options X03 to X07 above are only available on firmware V0.09.04+)

2nd digit = 1 (Counter input)

If the 2nd digit of the counter A mode register is set to 1 (counter input) then the 3rd digit functions as shown below:

X10 = Up counter.

X11 = Up/Down counter (DI B = direction where up=DI B off, down=DI B on).

X12 = Gated up counter (DI B = gate control where count enabled if DI B=on, disabled if DI B=off).

X13 = Reserved for future development.

X14 = De-bounced up counter.

X15 = De-bounced up/down counter (DI B = direction where up=DI B off, down = DI B on).

X16 = De-bounced gated up counter (DI B = gate control, count enabled if DI B=on, disabled if DI B=off).

X17 = Reserved for future development.

Note: In de-bounced count modes a 5mS de-bounce period is applied after the leading edge of a count pulse. The de-bounce logic is only applied to the count input (i.e. no de-bounce applied to DIB in up/down or gated count modes).

2nd digit = 2 (frequency counter input)

If the 2nd digit of the counter A mode register is set to 0 (digital input only) then the 3rd digit functions as shown below:

3rd digit

X20 = Frequency counter (0.01hz - 2500.00hz) - result declines to zero without pulses (100 seconds max.).

X21 = Frequency counter (1.00hz - 2500.00hz) - result reset to zero after 1 seconds of no pulse.

X22 = Reserved for future development.

X23 = Reserved for future development.

X24 = Reserved for future development.

X25 = Reserved for future development.

X26 = Reserved for future development.

X27 = Reserved for future development.

2nd digit = 3 to 7

If the 2nd digit of the counter A mode register is set from 3 to 7 then the 3rd digit has no function. It is recommended that the 3rd digit be set to 0.

NOTE: Some settings of the analog mode setup register require the use of digital input pins for analogue output modes. These mode will over ride the settings of the digital inputs shown above (see <u>analog mode setup</u>).

Also note that some of the counter options also use the DI B input pins. If these options are selected here they will over ride the setup options for the DI B.

See also

Counter B Mode Setup

Counter C Mode Setup

Counter D Mode Setup

Analog Mode Setup

2.5.6 Counter B Mode Setup

While programming through the front display, the programming digits of the counter B mode register allow you to select from various digital input modes associated with the DI B input pin.

The counter B mode register is represented in <u>octal</u> format to allow 3 functions to be selected in one digit.

 Display Digit
 1st Digit
 2nd Digit
 3rd Digit

 Function
 Reset/Restore
 Digital I/P Mode
 Digital I/P Mode
 Digital I/P Options

1st Digit - Reset/Restore Count B at Power-up

The first digit of the counter B mode register (bits 6 & 7) are used to select the whether the count value for the counter 1 register is reset to zero at a power up or restored to the last count value before power down. The options are as shown below:

0XX = Restore count B value at power up.

1XX = Reset count B value to zero at power up.

2XX = Apply 32 point linearization to count B and restore count B value at power up.

3XX = Apply 32 point linearization to count B and reset count B value to zero at power up.

Note: Linearization table 1 is used for counter B linearization options 2XX and 3XX. (See Linearization for information).

NOTE: Linearization is applied **AFTER** scaling and offset.

2nd Digit - DI B Digital Input Mode

The 2nd digit of the counter B mode register (bits 3, 4, 5) selects different digital input modes for the DI B pin as per the following options:

X0X = Digital input only.

X1X = Counter input.

X2X = Frequency counter input.

X3X = Reserved for future development.

X4X = Reserved for future development.

X5X = Reserved for future development.

X6X = Reserved for future development.

X7X = Reserved for future development.

3rd Digit - Digital Input Options

The 3rd digit of the counter B mode register (bits 0,1, 2) has different options depending on the selection of the second digit. The various options are shown below for each relevant setting of the second digit.

2nd digit = 0 (digital input)

If the 2nd digit of the counter B mode register is set to 0 (digital input only) then the 3rd digit functions as shown below;

X00 = Digital input only - no other associated functions.

X01 = Digital input which also triggers capture macro on leading edge of pulse.

X02 = Digital input with data log on leading edge of pulse.

X03 = Digital input with gated interval logging and data log on leading edge of pulse. (See <u>Gated Interval Logging</u>).

X04 = Reserved for future development.

X05 = Same as X01 above with 5mS de-bounce applied to leading edge of pulse.

X06 = Same as X02 above with 5mS de-bounce applied to leading edge of pulse.

X07 = Same as X03 above with 5mS de-bounce applied to leading edge of pulse.

(Note: options X03 to X07 above are only available on firmware V0.09.04+)

2nd digit = 1 (Counter input)

If the 2nd digit of the counter B mode register is set to 1 (counter input) then the 3rd digit functions as shown below;

X10 = Up counter.

X11 = Reserved for future development.

X12 = Reserved for future development.

X13 = Reserved for future development.

X14 = De-bounced up counter (5mS de-bounce applied to leading edge of count pulse).

X15 = Reserved for future development.

X16 = Reserved for future development.

X17 = Reserved for future development.

2nd digit = 2 (frequency counter input)

If the 2nd digit of the counter B mode register is set to 0 (digital input only) then the 3rd digit functions as shown below;

3rd digit

X20 = Frequency counter (0.01hz - 2500.00hz) - result declines to zero without pulses (100 seconds max.).

X21 = Frequency counter (1.00hz - 2500.00hz) - result reset to zero after 1 seconds of no pulse.

X22 = Reserved for future development.

X23 = Reserved for future development.

X24 = Reserved for future development.

X25 = Reserved for future development.

X26 = Reserved for future development.

X27 = Reserved for future development.

2nd digit = 3 to 7

If the 2nd digit of the counter B mode register is set from 3 to 7 then the 3rd digit has no function. It is recommended that the 3rd digit be set to 0.

NOTE: Some settings of the analog mode setup register require the use of digital input pins for analogue output modes. These mode will over ride the settings of the digital inputs shown above (see <u>analog mode setup</u>).

Note also that some of the counter functions for the DI A pin also require the use of the DI B pin and in these modes the above settings for DI B will be overridden. (see Counter A Mode Setup).

See also

Counter A Mode Setup

Counter C Mode Setup

Counter D Mode Setup

Analog Mode Setup

2.5.7 Counter C Mode Setup

While programming through the front display, the programming digits of the counter C mode register allow you to select from various digital input modes associated with the DI C input pin.

The counter C mode register is represented in <u>octal</u> format to allow 3 functions to be selected in one digit.

Display Digit	1st Digit	2nd Digit	3rd Digit
Function	Reset/Restore	Digital I/P Mode	Digital I/P Options

1st Digit - Reset/Restore Count C at Power-up

The first digit of the counter C mode register (bits 6 & 7) are used to select the whether the count value for the counter C register is reset to zero at a power up or restored to the last count value before power down. The options are as shown below:

```
0XX = Restore count C value at power up.
```

1XX = Reset count C value to zero at power up.

2XX = Apply 32 point linearization to count C and restore count C value at power up.

3XX = Apply 32 point linearization to count C and reset count C value to zero at power up.

NOTE: Linearization is applied AFTER scaling and offset.

2nd Digit - DI C Digital Input Mode

The 2nd digit of the counter C mode register (bits 3, 4, 5) selects different digital input modes for the DI C pin as per the following options:

```
X0X = Digital input only.
```

X1X = Counter input.

X2X = Frequency counter input.

X3X = Reserved for future development.

X4X = Reserved for future development.

X5X = Reserved for future development.

X6X = Reserved for future development.

X7X = Reserved for future development.

3rd Digit - Digital Input Options

The 3rd digit of the counter C mode register (bits 0,1, 2) has different options depending on the selection of the second digit. The various options are shown below for each relevant setting of the second digit.

2nd digit = 0 (digital input)

If the 2nd digit of the counter C mode register is set to 0 (digital input only) then the 3rd digit functions as shown below;

X00 = Digital input only - no other associated functions.

X01 = Digital input which also triggers capture macro on leading edge of pulse.

X02 = Digital input with data log on leading edge of pulse.

X03 = Digital input with gated interval logging and data log on leading edge of pulse. (See <u>Gated Interval Logging</u>).

X04 = Reserved for future development.

X05 = Same as X01 above with 5mS de-bounce applied to leading edge of pulse.

X06 = Same as X02 above with 5mS de-bounce applied to leading edge of pulse.

X07 = Same as X03 above with 5mS de-bounce applied to leading edge of pulse.

(Note: options X03 to X07 above are only available on firmware V0.09.04+)

2nd digit = 1 (Counter input)

If the 2nd digit of the counter C mode register is set to 1 (counter input) then the 3rd digit functions as shown below;

X10 = Up counter.

X11 = Up/Down counter (DI D = direction where up=DI D off, down=DI Don).

X12 = Gated up counter (DI D = gate control where count enabled if DI D=on, disabled DDI D=off).

X13 = Reserved for future development.

X14 = De-bounced up counter.

X15 = De-bounced up/down counter (DI D = direction where up=DI D off, down=DI Don).

X16 = De-bounced gated up counter (DI D = gate control, count enabled if DI D=on, disabled DI D=off).

X17 = Reserved for future development.

Note: In de-bounced count modes a 5mS de-bounce period is applied to the leading edge of a count pulse. The de-bounce logic is only applied to the count input (i.e. no de-bounce applied to DI D in up/down or gated count modes).

2nd digit = 2 (frequency counter input)

If the 2nd digit of the counter C mode register is set to 0 (digital input only) then the 3rd digit functions as shown below:

3rd digit

X20 = Frequency counter (0.01hz - 2500.00hz) - result declines to zero without pulses (100 seconds max.).

X21 = Frequency counter (1.00hz - 2500.00hz) - result reset to zero after 1 seconds of no pulse.

X22 = Reserved for future development.

X23 = Reserved for future development.

X24 = Reserved for future development.

X25 = Reserved for future development.

X26 = Reserved for future development.

X27 = Reserved for future development.

2nd digit = 3 to 7

If the 2nd digit of the counter C mode register is set from 3 to 7 then the 3rd digit has no function. It is recommended that the 3rd digit be set to 0.

NOTE: Some settings of the analog mode setup register require the use of digital input pins for analogue output modes. These mode will over ride the settings of the digital inputs shown above (see analog mode setup).

Also note that some of the counter options also use the DID input pins. If these options are selected here they will over ride the setup options for the DID.

See also

Counter A Mode Setup

Counter B Mode Setup

Counter D Mode Setup

Analog Mode Setup

2.5.8 Counter D Mode Setup

While programming through the front display, the programming digits of the counter D mode register allow you to select from various digital input modes associated with the DI D input pin.

The counter D mode register is represented in <u>octal</u> format to allow 3 functions to be selected in one digit.

Display Digit	1st Digit	2nd Digit	3rd Digit
Function	Reset/Restore	Digital I/P Mode	Digital I/P Options

1st Digit - Reset/Restore Count D at Power-up

The first digit of the counter D mode register (bits 6 & 7) are used to select the whether the count value for the counter D register is reset to zero at a power up or restored to the last count value before power down. The options are as shown below:

```
0XX = Restore count D value at power up.
```

1XX = Reset count D value to zero at power up.

2XX = Apply 32 point linearization to count D and restore count D value at power up.

3XX = Apply 32 point linearization to count D and reset count D value to zero at power up.

NOTE: Linearization is applied **AFTER** scaling and offset.

2nd Digit - DI D Digital Input Mode

The 2nd digit of the counter D mode register (bits 3, 4, 5) selects different digital input modes for the DI D pin as per the following options:

```
X0X = Digital input only.
```

X1X = Counter input.

X2X = Frequency counter input.

X3X = Reserved for future development.

X4X = Reserved for future development.

X5X = Reserved for future development.

X6X = Reserved for future development.

X7X = Reserved for future development.

3rd Digit - Digital Input Options

The 3rd digit of the counter D mode register (bits 0,1, 2) has different options depending on the selection of the second digit. The various options are shown below for each relevant setting of the second digit.

2nd digit = 0 (digital input)

If the 2nd digit of the counter D mode register is set to 0 (digital input only) then the 3rd digit functions as shown below;

```
X00 = Digital input only - no other associated functions.
```

X01 = Digital input which also triggers capture macro on leading edge of pulse.

X02 = Digital input with data log on leading edge of pulse.

X03 = Digital input with gated interval logging and data log on leading edge of pulse. (See Gated Interval Logging).

X04 = Reserved for future development.

X05 = Same as X01 above with 5mS de-bounce applied to leading edge of pulse.

X06 = Same as X02 above with 5mS de-bounce applied to leading edge of pulse.

X07 = Same as X03 above with 5mS de-bounce applied to leading edge of pulse.

(**Note:** options X03 to X07 above are only available on firmware V0.09.04+)

2nd digit = 1 (Counter input)

If the 2nd digit of the counter D mode register is set to 1 (counter input) then the 3rd digit functions as shown below:

```
X10 = Up counter.
```

X11 = Reserved for future development.

X12 = Reserved for future development.

X13 = Reserved for future development.

X14 = De-bounced up counter (5ms de-bounce applied to leading edge of count pulse).

X15 = Reserved for future development.

X16 = Reserved for future development.

X17 = Reserved for future development.

2nd digit = 2 (frequency counter input)

If the 2nd digit of the counter D mode register is set to 0 (digital input only) then the 3rd digit functions as shown below:

3rd digit

 $X\bar{2}0$ = Frequency counter (0.01hz - 2500.00hz) - result declines to zero without pulses (100 seconds max.).

X21 = Frequency counter (1.00hz - 2500.00hz) - result reset to zero after 1 seconds of no pulse.

X22 = Reserved for future development.

X23 = Reserved for future development.

X24 = Reserved for future development.

X25 = Reserved for future development.

X26 = Reserved for future development.

X27 = Reserved for future development.

2nd digit = 3 to 7

If the 2nd digit of the counter D mode register is set from 3 to 7 then the 3rd digit has no function. It is recommended that the 3rd digit be set to 0.

NOTE: Some settings of the analog mode setup register require the use of digital input pins for analogue output modes. These mode will over ride the settings of the digital inputs shown above (see <u>analog mode setup</u>).

Note also that some of the counter functions for the DI C pin also require the use of the DI D pin and in these modes the above settings for DI D will be overridden. (see Counter C Mode Setup).

See also

Counter A Mode Setup

Counter B Mode Setup

Counter C Mode Setup

Analog Mode Setup

2.5.9 Logging Mode Setup

While programming through the front display, the programming digits of logging mode setup allow you to select data logging and print mode options.

The logging mode setup register is represented in $\underline{\text{octal}}$ format to allow 3 functions to be selected in one digit.

 Display Digit
 1st Digit
 2nd Digit
 3rd Digit

 Function
 Logging/buffer Control Options
 Date/Time/Print Options
 Manual Trigger Options

1st Digit - Logging Buffer Control

The first digit of the logging mode setup register (bits 6 & 7) are used to enable data logging and select the type of data logging buffer, as shown below:

0XX = Data logging disabled.

1XX = Data logging enabled - cyclic buffer (wraps around to 1 when it reaches the end of data

logging memory).

2XX = Data logging enabled - linear buffer (logging stops when it reaches the end of data logging memory).

3XX = Reserved for future development.

2nd Digit - Date/Time/Print Options

The 2nd digit of the logging mode setup register (bits 3, 4, 5) selects different time stamp and print output options as shown below:

```
X0X = Printer output - no time stamp.
```

X1X = Printer output - with time stamp (Month/Day/Year Hrs:Min:Sec).

X2X = Printer output - with time stamp (Day/Month/Year Hrs:Min:Sec).

X3X = Printer output - with time stamp (Hrs:Min:Sec).

X4X = Spreadsheet output - no time stamp.

X5X = Spreadsheet output - with time stamp (Month/Day/Year Hrs:Min:Sec).

X6X = Spreadsheet output - with time stamp (Day/Month/Year Hrs:Min:Sec).

X7X = Spreadsheet output - with time stamp (Hrs:Min:Sec).

3rd Digit - Manual Trigger Options

The 3rd digit of the logging mode setup register (bits 0,1, 2) selects different options to manually trigger a log sample from push button switches. The various options are shown below;

XX0 = No manual trigger.

XX1 = Trigger log sample from Prog button.

XX2 = Trigger log sample from F1 button.

XX3 = Trigger log sample from F2 button.

XX4 = Reserved for future development.

XX5 = Reserved for future development.

XX6 = Reserved for future development.

XX7 = Reserved for future development.

See also

Data Logging

Data Logging Concepts

2.6 Counters

The Zen16 controller includes 4 digital input pins. These can be configured for a variety of different input functions including standard digital status inputs, various counter modes and frequency counter modes.

The 4 digital input pins are isolated from the other Zen16 pins by opto couplers but all share the same common pin. The maximum frequency of these input pins is limited to approximately 2.5kHz. or pulse widths > 200uS.

Each of the 4 digital channels has a number of associated registers which hold result and setup data. The result registers are normally updated by the operating system of the controller after each new input sample is processed. The result registers can be read or written to, however the outcome of a write operation to a result register will vary depending on the operational mode of the counter. The following outcomes are possible.

Digital Input Mode

If the counter channel is placed in the digital input only mode (see <u>Counter Mode Setup</u> and <u>Analog Mode Setup</u>) the COUNTER_x register will show a value of "1" or "0" to reflect the current input status of the digital input pin (Note: this only applies to firmware versions 0.09.03 onwards). The result registers COUNTER_x_SCALED, COUNTER_x_RAW and COUNTER_x_16 are totally separate from each other and they are not updated by the operating system. They can be used as

storage registers by the serial port or the macro.

Gated Interval Logging

Firmware V0.09.04 onwards includes a gated interval logging option. When this option is selected for one of the digital status input pins, normal data logging will be disabled when the digital input is inactive. Data will only be logged at the rate specified by the LOG_INTERVAL_TIME when the digital input is active (i.e. "ON"). If 2 or more of the digital status inputs are setup in this mode then they form an "AND" function and normal data logging will be activated when all selected inputs are active. The leading edge of a pulse will also be logged with the trigger type for the digital input.

Counter Input Mode

If the counter channel is placed in the counter mode (i.e. up counter or up/down counter) then input counts are applied to the COUNTERx_RAW register, which is then scaled and applied to the COUNTER_x_SCALED register. If 32 point linearization is enabled then the COUNTER_x_SCALED value is taken as an input value and the linearized output value is applied to COUNTER_x. If 32 point linearization is disabled, the COUNTER_x_SCALED value will be copied into the COUNTER_x register directly. So these registers are updated by the operating system after each new input sample. However, a write to these registers is still possible in counter mode to enable the setting or resetting of the count value.

The COUNTER_x_16 register is effectively a copy of the COUNTER_x_RAW register, and is provided to maintain compatibility which older products.

Note: Because COUNTER_x_16 is only a 16 bit register, it will only show the lowest 16 bits of the COUNTER_x_RAW register. For example, if COUNTER_x_RAW equals 65536 counts then COUNTER_x_16 will show a value of 0.

A write to the COUNTER_x_RAW register will effect the COUNTER_x_SCALED, COUNTER_x and COUNTER_x_16 registers. The COUNTER_x register will be updated in accordance with the scale and offset values applied to the counter channel, and any linearization settings. The COUNTER_x_16 register will basically be a copy of the lowest 16 bits of COUNTER_x_RAW.

A write to the COUNTER_x_SCALED register will update the COUNTER_x_RAW register in accordance with the scale and offset values applied to the counter channel. This inturn will cause the COUNTER_x_16 and COUNTER_x registers to be updated with a new value as well. Note:if the value written to COUNTER_x_SCALED causes the COUNTER_x_RAW value to be greater than 65535, then COUNTER_x_16 will only show the lowest 16 bits of COUNTER_x_RAW.

A write to the COUNTERx_16 register will also update the COUNTERx_RAW register with the same value. COUNTERx_SCALED and COUNTERx registers will also be updated on the next sample accordance with the scale and offset values and any linearization applied to the counter channel.

Frequency Counter Input Mode

If the counter channel is placed in the frequency counter mode then the frequency in Hz is applied to the COUNTER_x_RAW register, which is then scaled and applied to the COUNTER_x_SCALED register. If 32 point linearization is enabled then the COUNTER_x_SCALED value is taken as an input value and the linearized output value is applied to COUNTER_x. If 32 point linearization is disabled, the COUNTER_x_SCALED value will be copied into the COUNTER_x register directly. So these registers are updated by the operating system after each new input sample. Any writes to these register will be lost because the operating system is continuously over writing them with new input samples.

Note: In frequency counter mode COUNTER_x_16 registers are hold a 16 bit copy of COUNTER_x_RAW register. If COUNTER_x_RAW > 65535 then COUNTER_x_16 will display 65535. This is different to straight counter mode - see Counter Input Mode.

See also Counter A Counter B

Counter C

Counter D

2.6.1 Counter A

Counter A can be operated in various count and frequency counter modes.

Name	Description	Symbol Type	Register Number	Memory Type
COUNTER_A	32-bit register that holds the processed data for counter A. If 32 point linearization is applied to counter A then this register will hold the linearized output value. If linearization is disabled, this register will be a copy of the COUNTER_A_SCALED register. (Data may be count or frequency data). Scaling and decimal point values are based on those specified in the Counter A Setup Registers)	S_32	525	<u>RAM</u>
COUNTER_A_SCALE D	32-bit register that holds the scaled data for counter A. (Data may be count or frequency data). Scaling and decimal point values are based on those specified in the Counter A Setup Registers)	S_32	709	RAM
COUNTER_A_RAW	32-bit register that holds the raw counter value for counter A before scaling is applied. This value is saved in NV memory at power down and can be restored at power up. (see Counter A Mode Setup for more info)	S_32	369	RAM/FLASH
COUNTER_A_16	16-bit register that holds the processed data for COUNTER_A_16. (Range from 0 - 65535) This register is used to maintain backwards compatibility with older Intech products.	U_16	113	RAM
COUNTER_A_FLOAT	32-bit register that holds a pseudo floating point image of processed data for counter A. Scaling and decimal point values are based on those specified in the Counter A Setup Registers). (See 32-bit Pseudo Floating Point).	PF_32	1805	RAM
<u>DI A</u>	1-bit read only flag that indicates the status of the DI A digital input pin. (See $\underline{\text{Internal Digital Inputs}})$	B_0_R	4108	RAM

NOTE: Most of the above registers are normally updated by the operating system of the controller after a new input sample is processed. If the channel is disabled or in a counter mode, it is also possible to modify the contents of the register by writing to it from the setpoint reset logic, from the Macro, or via the serial port. A write to these registers in other operational modes may result in the newly written value being overwritten by the operating system in the controller. (See Digital Input Mode, Counter Input Mode and Frequency Counter Input Mode)

See also

Counters

Counter A Setup Registers

Counter A Mode Setup

2.6.1.1 Counter A Setup Registers

Name	Description	Symbo Type	l Register Number	
OFFSET_COUNTER_A	32-bit register. Holds the calibration offset for COUNTER_A.	S_32	359	RAM/EEPROM
SCALE_FACTOR_COUNTER_A	32-bit floating point register. Holds the calibration scale factor for COUNTER_A.	F_32	1129	RAM/EEPROM
AVERAGING_SAMPLES_COUNTER	_A 8-bit register sets the averaging samples for COUNTER_A and COUNTER_A_16. Note: averaging is only applied in frequency counter mode, not in counter mode. (Range 0 to 255, 0=off)	U_8	8311	RAM/EEPROM
AVERAGING _WINDOW_COUNTER	_A 16-bit register sets the averaging window size: COUNTER_A and COUNTER_A_16. Note: averaging is only applied in frequency counter mode, not in counter mode. (Range 0 to 65535 0=window mode turned off)	_	4419	RAM/EEPROM
COUNTER A MODE	8-bit register sets the input mode for D1, COUNTER_A and COUNTER_A_16. (see Counter A Mode Setup)	U_8	8196	RAM/EEPROM
COUNTER_A_TEXT	Text display for COUNTER_A.	L_30	16427	EEROM
UNITS_TEXT_COUNTER_A	Units text for COUNTER_A. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17441	EEROM
DISPLAY FORMAT COUNTER A	8-bit register. Controls the display format settings for COUNTER_A (displayed in octal format).	<u>O_8</u>	<u>8317</u> <u>F</u>	RAM/EEPROM
TEXT CHARACTER COUNTER A	8-bit register. Holds the ASCII value for the last digit text character for COUNTER_A (0 = no character).	U_8	<u>8371</u> <u>F</u>	RAM/EEPROM

See also

Counter A

Counter A Mode Setup

Counters

2.6.2 Counter B

Counter B can be operated in various count and frequency counter modes.

Name	Description	Symbol Type	Register Number	Memory Type
COUNTER_B	32-bit register that holds the processed data for counter B. If 32 point linearization is applied to counter B then this register will hold the linearized output value. If linearization is disabled, this register will be a copy of the COUNTER_B_SCALED register. (Data may be count or frequency data). Scaling and decimal point values are based on those specified in the Counter B Setup Registers)	S_32	527	<u>RAM</u>
COUNTER_B_SCALE D	32-bit register that holds the scaled data for counter B. (Data may be count or frequency data). Scaling and decimal point values are based on those specified in the Counter B Setup Registers)	S_32	711	RAM
COUNTER_B_RAW	32-bit register that holds the raw counter value for counter B before scaling is applied. This value is saved in NV memory at power down and can be restored at power up. (see Counter B Mode Setup for more info)	S_32	371	RAM/FLASH
COUNTER_B_16	16-bit register that holds the processed data for COUNTER_B_16. (Range from 0 - 65535) This register is used to maintain backwards compatibility with older Intech products.	U_16	114	RAM
COUNTER_B_FLOAT	32-bit register that holds a pseudo floating point image of processed data for counter B. Scaling and decimal point values are based on those specified in the Counter B Setup Registers). (See 32-bit Pseudo Floating Point).	PF_32	1807	RAM
<u>DI B</u>	1-bit read only flag that indicates the status of the DI B digital input pin. (See $$ Internal Digital Inputs)	B_1_R	4108	RAM

NOTE: Most of the above registers are normally updated by the operating system of the controller after a new input sample is processed. If the channel is disabled or in a counter mode, it is also possible to modify the contents of the register by writing to it from the setpoint reset logic, from the Macro, or via the serial port. A write to these registers in other operational modes may result in the newly written value being overwritten by the operating system in the controller. (See Digital Input Mode, Counter Input Mode and Frequency Counter Input Mode)

See also

Counters

Counter B Setup Registers

Counter B Mode Setup

2.6.2.1 Counter B Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_COUNTER_B	32-bit register. Holds the calibration offset for COUNTER_B.	S_32	361	RAM/EEPROM
SCALE_FACTOR_COUNTER_B	32-bit floating point register. Holds the calibration scale factor for COUNTER_B.	F_32	1131	RAM/EEPROM
AVERAGING_SAMPLES_COUNTER_E	8 8-bit register sets the averaging samples for COUNTER_Band COUNTER_B_16. Note: averaging is only applied in frequency counter mode, not in counter mode. (Range 0 to 255, 0=off)	U_8	8312	RAM/EEPROM

AVERAGING _WINDOW_COUNTER_E	16-bit register sets the averaging window size for COUNTER_B and COUNTER_B_16. Note: averaging is only applied in frequency counter mode, not in counter mode. (Range 0 to 65535, 0=window mode turned off)	u_16	4420	RAM/EEPROM
COUNTER B MODE	8-bit register sets the input mode for D1, COUNTER_B and COUNTER_B_16. (see Counter B Mode Setup)	U_8	8197	RAM/EEPROM
COUNTER_B_TEXT	Text display for COUNTER_B.	L_30	16429	<u>EEROM</u>
UNITS_TEXT_COUNTER_B	Units text for COUNTER_B. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17443	EEROM
DISPLAY_FORMAT_COUNTER_B	8-bit register. Controls the display format settings for COUNTER_B (displayed in octal format).	<u>0_8</u>	8318	RAM/EEPROM
TEXT_CHARACTER_COUNTER_B	8-bit register. Holds the ASCII value for the last digit text character for COUNTER_B (0 = no character).	U_8	8372	RAM/EEPROM

See also

Counter B

Counter B Mode Setup

Counters

2.6.3 Counter C

Counter C can be operated in various count and frequency counter modes.

Name	Description	Symbol Type	Register Number	Memory Type
COUNTER_C	32-bit register that holds the processed data for counter VC. If 32 point linearization is applied to counter C then this register will hold the linearized output value. If linearization is disabled, this register will be a copy of the COUNTER_C_SCALED register. (Data may be count or frequency data). Scaling and decimal point values are based on those specified in the Counter C Setup Registers)	S_32	529	<u>RAM</u>
COUNTER_C_SCALED	32-bit register that holds the scaled data for counter C. (Data may be count or frequency data). Scaling and decimal point values are based on those specified in the Counter C Setup Registers)	S_32	713	RAM
COUNTER_C_RAW	32-bit register that holds the raw counter value for counter C before scaling is applied. This value is saved in NV memory at power down and can be restored at power up. (see Counter C Mode Setup for more info)	S_32	373	RAM/FLASH
COUNTER_C_16	16-bit register that holds the processed data for COUNTER_C_16. (Range from 0 - 65535) This register is used to maintain backwards compatibility with older Intech products.	U_16	115	RAM
COUNTER_C_FLOAT	32-bit register that holds a pseudo floating point image of the processed data for counter C. Scaling and decimal point values are based on those specified in the <u>Counter C Setup Registers</u>). (See <u>32-bit Pseudo Floating Point</u>).	PF_32	1809	RAM
DIC	1-bit read only flag that indicates the status of the DI C digital input pin. (See Internal Digital Inputs)	B_2_R	4108	RAM

NOTE: Most of the above registers are normally updated by the operating system of the controller

after a new input sample is processed. If the channel is disabled or in a counter mode, it is also possible to modify the contents of the register by writing to it from the setpoint reset logic, from the Macro, or via the serial port. A write to these registers in other operational modes may result in the newly written value being overwritten by the operating system in the controller. (See Digital Input Mode, Counter Input Mode)

See also

Counters

Counter C Setup Registers

Counter C Mode Setup

2.6.3.1 Counter C Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_COUNTER_C	32-bit register. Holds the calibration offset for COUNTER_C.	S_32	363	RAM/EEPROM
SCALE_FACTOR_COUNTER_C	32-bit floating point register. Holds the calibration scale factor for COUNTER_C.	F_32	1133	RAM/EEPROM
AVERAGING_SAMPLES_COUNTER_C	C 8-bit register sets the averaging samples for COUNTER_C and COUNTER_C_16. Note: averaging is only applied in frequency counter mode, not in counter mode. (Range 0 to 255, 0=off)	U_8	8313	RAM/EEPROM
AVERAGING _WINDOW_COUNTER_C	C16-bit register sets the averaging window size for COUNTER_C and COUNTER_C_16. Note: averaging is only applied in frequency counter mode, not in counter mode. (Range 0 to 65535, 0=window mode turned off)	u_16	4421	RAM/EEPROM
COUNTER C MODE	8-bit register sets the input mode for D1, COUNTER_C and COUNTER_C_16. (see Counter C Mode Setup)	U_8	8198	RAM/EEPROM
COUNTER_C_TEXT	Text display for COUNTER_C.	L_30	16431	EEROM
UNITS_TEXT_COUNTER_C	Units text for COUNTER_C. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17445	<u>EEROM</u>
DISPLAY FORMAT COUNTER C	8-bit register. Controls the display format settings for COUNTER_C (displayed in <u>octal</u> format).	<u>0_8</u>	<u>8319</u>	RAM/EEPROM
TEXT CHARACTER COUNTER C	8-bit register. Holds the ASCII value for the last digit text character for COUNTER_C (0 = no character).	U_8	8373	RAM/EEPROM

See also

Counter C

Counter C Mode Setup

Counters

2.6.4 Counter D

Counter D can be operated in various count and frequency counter modes.

Name	Description	Symbol Type	Register Number	Memory Type
COUNTER_D	32-bit register that holds the processed data for counter D. If 32 point linearisation is applied to counter D then this register will hold the linearisaed output value. If linearisation is disabled, this register will be a copy of the COUNTER_D_SCALED register. (Data may be count or frequency data). Scaling and decimal point values are based on those specified in the Counter D Setup Registers)	S_32	531	<u>RAM</u>
COUNTER_D_SCALED	32-bit register that holds the scaled data for counter D. (Data may be count or frequency data). Scaling and decimal point values are based on those specified in the Counter D Setup Registers)	S_32	715	RAM
COUNTER_D_RAW	32-bit register that holds the raw counter value for counter D before scaling is applied. This value is saved in NV memory at power down and can be restored at power up. (see Counter D Mode Setup for more info)	S_32	375	RAM/FLASH
COUNTER_D_16	16-bit register that holds the processed data for COUNTER_D_16. (Range from 0 - 65535) This register is used to maintain backwards compatibility with older Intech products.	U_16	116	RAM
COUNTER_D_FLOAT	32-bit register that holds a pseudo floating point image of the processed data for counter D. Scaling and decimal point values are based on those specified in the <u>Counter D Setup Registers</u>). (See <u>32-bit Pseudo Floating Point</u>).	PF_32	1811	<u>RAM</u>
<u>DI D</u>	1-bit read only flag that indicates the status of the DI D digital input pin. (See $$ Internal Digital Inputs)	B_3_R	4108	RAM

NOTE: Most of the above registers are normally updated by the operating system of the controller after a new input sample is processed. If the channel is disabled or in a counter mode, it is also possible to modify the contents of the register by writing to it from the setpoint reset logic, from the Macro, or via the serial port. A write to these registers in other operational modes may result in the newly written value being overwritten by the operating system in the controller. (See Digital Input Mode, Counter Input Mode and Frequency Counter Input Mode)

See also

Counters

Counter D Setup Registers

Counter D Mode Setup

2.6.4.1 Counter D Setup Registers

Name	Description	Symbol Type	Register Number	Memory Type
OFFSET_COUNTER_D	32-bit register. Holds the calibration offset for COUNTER_D.	S_32	365	RAM/EEPROM
SCALE_FACTOR_COUNTER_D	32-bit floating point register. Holds the calibration scale factor for COUNTER_D.	F_32	1135	RAM/EEPROM
AVERAGING_SAMPLES_COUNTER_D	8-bit register sets the averaging samples for COUNTER_D and COUNTER_D_16. Note: averaging is only applied in frequency counter mode, not in counter mode. (Range 0 to 255, 0=off)	U_8	8314	RAM/EEPROM
AVERAGING _WINDOW_COUNTER_D	16-bit register sets the averaging window size for COUNTER_D and COUNTER_D_16. Note: averaging is only applied in frequency counter mode, not in counter mode. (Range 0 to 65535, 0=window mode turned off)	u_16	4422	RAM/EEPROM
COUNTER D MODE	8-bit register sets the input mode for D1, COUNTER_D and COUNTER_D_16. (see Counter D Mode Setup)	U_8	8199	RAM/EEPROM
COUNTER_D_TEXT	Text display for COUNTER_D.	L_30	16433	<u>EEROM</u>
UNITS_TEXT_COUNTER_D	Units text for COUNTER_D. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17447	EEROM
DISPLAY FORMAT COUNTER D	8-bit register. Controls the display format settings for COUNTER_D (displayed in octal format).	<u>0_8</u>	<u>8320</u>	RAM/EEPROM
TEXT CHARACTER COUNTER D	8-bit register. Holds the ASCII value for the last digit text character for COUNTER_D (0 = no character).	U_8	<u>8374</u>	RAM/EEPROM

See also

Counter D

Counter D Mode Setup

Counters

2.7 Data Logging

Most registers from register #1 to register #32765 can be logged. Registers are logged according to what type of register they are, with floating point and text registers also able to be logged. The Zen16 controllers can log up to 32 different channels in each sample (depending on the data type/size of each channel being logged).

31,774 samples (data records) can be stored (logged) in internal non-volatile memory for before and after analysis of any process condition. (Note: If a uSD card data logging option is used then the number of samples are related to the uSD card size.)

Note: Some models of Zen16 controllers do come with RTC and data FLASH memory installed. The Zen16 controller must have either RTC/data FLASH memory installed or the additional uSD data logging option installed for data logging to function.

Data logging can be triggered (activated) from the logging timer, a setpoint, a front panel button, an external switch, via the serial port or from a macro command. With a real-time clock installed, date and time stamps can be included.

See also

Data Logging Concepts

Name	Description	Symbol Type	Register Number	Memory Type
LOG_READ_COUNT	16-bit register. Sets the number of log samples to read using register 16555 (range 0 to 65535).	U_16	4439	RAM/EEPROM
LOG WRITE POINTER	32-bit register. Points to the most recent data log sample number written by the controller. (Pointer is pre-incremented before each new sample is written).	U_32	489	RAM/FLASH/SDcar <u>d</u>
LOG READ POINTER	32-bit register. Pointer to the most recent data log sample number read by the controller. Preincremented before each read of 16553.	U_32	491	RAM/FLASH/SDcar d
LOG REVERSE READ POINTER	32-bit register. Pointer to the next data log sample number to be read by the controller when using the	U_32	485	RAM/FLASH
DELIMIT_CHAR	8-bit register. Holds delimiting character for spread sheet output mode. Value is held in volatile RAM which defaults to Horizontal Tab (0x9) at power on.	U_8	8452	RAM
LOG_INTERVAL_TIME	32-bit register. Logging interval time. Specifies the amount of time at which log samples are taken in 0.1 second resolution.	U_32	483	RAM/EEPROM
LOGGING MODE	8-bit register. Enables data logging and controls buffer type, time stamp and manual trigger modes. (see <u>Logging Mode Setup</u>)	<u>O_8</u>	8200	RAM/EEPROM
LOG_REG1	16-bit register. Contains register number of 1st register logged in sample.	U_16	4275	RAM/EEPROM
LOG_REG2	16-bit register. Contains register number of 2nd register logged in sample.	U_16	4276	RAM/EEPROM
LOG_REG3	16-bit register. Contains register number of 3rd register logged in sample.	U_16	4277	RAM/EEPROM
LOG_REG4	16-bit register. Contains register number of 4th register logged in sample.	U_16	4278	RAM/EEPROM
LOG_REG5	16-bit register. Contains register number of 5th register logged in sample.	U_16	4279	RAM/EEPROM
LOG_REG6	16-bit register. Contains register number of 6th register logged in sample.	U_16	4280	RAM/EEPROM
LOG_REG7	16-bit register. Contains register number of 7th register logged in sample.	U_16	4281	RAM/EEPROM
LOG_REG8	16-bit register. Contains register number of 8th register logged in sample.	U_16	4282	RAM/EEPROM
LOG_REG9	16-bit register. Contains register number of 9th register logged in sample.	U_16	4283	RAM/EEPROM
LOG_REG10	16-bit register. Contains register number of 10th register logged in sample.	U_16	4284	RAM/EEPROM
LOG_REG11	16-bit register. Contains register number of 11th register logged in sample.	U_16	4285	RAM/EEPROM

MAX LOG SAMPLES	This 32 bit unsigned read only register reports how many log samples are available for the current data logging configuration.	U_32_R	<u>487</u>	RAM
Name	Description	Symbol Type	Register Number	Memory Type
LOG_REG32	16-bit register. Contains register number of 32nd register logged in sample.	U_16	4306	RAM/EEPROM
LOG_REG31	16-bit register. Contains register number of 31st register logged in sample.	U_16	4305	RAM/EEPROM
LOG_REG30	16-bit register. Contains register number of 30th register logged in sample.	U_16	4304	RAM/EEPROM
LOG_REG29	16-bit register. Contains register number of 29th register logged in sample.	U_16	4303	RAM/EEPROM
LOG_REG28	16-bit register. Contains register number of 28th register logged in sample.	U_16	4302	RAM/EEPROM
LOG_REG27	16-bit register. Contains register number of 27th register logged in sample.	U_16	4301	RAM/EEPROM
LOG_REG26	16-bit register. Contains register number of 26th register logged in sample.	U_16	4300	RAM/EEPROM
LOG_REG25	16-bit register. Contains register number of 25th register logged in sample.	U_16	4299	RAM/EEPROM
LOG_REG24	16-bit register. Contains register number of 24th register logged in sample.	U_16	4298	RAM/EEPROM
LOG_REG23	16-bit register. Contains register number of 23th register logged in sample.	U_16	4297	RAM/EEPROM
LOG_REG22	16-bit register. Contains register number of 22th register logged in sample.	U_16	4296	RAM/EEPROM
LOG_REG21	16-bit register. Contains register number of 21th register logged in sample.	U_16	4295	RAM/EEPROM
LOG_REG20	16-bit register. Contains register number of 20th register logged in sample.	U_16	4294	RAM/EEPROM
LOG_REG19	16-bit register. Contains register number of 19th register logged in sample.	U_16	4293	RAM/EEPROM
LOG_REG18	16-bit register. Contains register number of 18th register logged in sample.	U_16	4292	RAM/EEPROM
LOG_REG17	16-bit register. Contains register number of 17th register logged in sample.	U_16	4291	RAM/EEPROM
LOG_REG16	16-bit register. Contains register number of 16th register logged in sample.	U_16	4290	RAM/EEPROM
LOG_REG15	16-bit register. Contains register number of 15th register logged in sample.	U_16	4289	RAM/EEPROM
LOG_REG14	16-bit register. Contains register number of 14th register logged in sample.	U_16	4288	RAM/EEPROM
LOG_REG13	16-bit register. Contains register number of 13th register logged in sample.	U_16	4287	RAM/EEPROM
LOG_REG12	16-bit register. Contains register number of 12th register logged in sample.	U_16	4286	RAM/EEPROM

See also

Maximum Number Of Log Samples

Log Write Pointer

Log Read Pointer

Numeric Log Sample Values

Log Register Source

Number Of Log Sample Reads

Read Log Sample Data

Read Single Log Data At Log Read Pointer

Read Log Data At Log Read Pointer

Read Only Registers

2.7.1 Data Logging Concepts

The data logging function uses the concept of pointers to control where a sample is to be written to and from where one is to be read. These pointers are referred to as the log write pointer and the log read pointer.

Log Write Pointer

Register 489 is a 32-bit register that points to the most recent log sample written by the controller. It counts up from 0 each time a new sample is logged, with the maximum number of samples being limited by the size of non-volatile memory installed in the controller and also the number/size of registers to be logged. Before a new sample is written, the controller first checks to make sure that it is not overwriting a sample that has not been read. It does this by comparing the write pointer with the read pointer. If they are the same and the <u>Linear</u> logging mode has been selected, data logging is halted until a read is actioned. If this occurs, new samples are lost. If the <u>Cyclic</u> mode has been selected, the oldest sample will be overwritten with new data and the old sample will be lost. When the sample number reaches the maximum count it wraps around to 1.

Register 489 can be read from or written to. Make sure that any values written to this pointer are within the allowable range for the size of the installed memory.

Log Read Pointer

Register 491 is a 32-bit register that points to the most recent log sample read from the controller. It counts up from 0 each time log data is read from the controller, with the maximum number of samples being limited by the size of non-volatile memory installed in the controller and also the number/size of registers to be logged. When it reaches the maximum count it wraps around to 1. When it reaches the write pointer the log buffer is empty and no more data can be read out of the log.

Register 491 can be read from or written to. Make sure that any values written to this pointer are within the allowable range for the size of the installed memory.

Note: Although the log read and write pointers can be reset to zero, sample zero is never used to hold any real sample data. It is only used as "resting point" when the pointers are cleared. This is because the pointers are always pre-incremented before the sample is written. When pointers wrap around at the end of memory they wrap around to the value of 1.

Log Reverse Read Pointer

Register 485 is a 32-bit register that points to the next log sample to be read from the controller using the reverse read register 16549. It is decremented **after** each read from 16549 and works its way down until it reaches the current value of the read pointer. When it reaches the read pointer it stops and no further log samples are sent out. Unlike registers 489 and 491, this register resides in volatile RAM only and must be setup prior to a block read operation. When it reaches the minimum count of 1 it wraps around to the maximum sample number.

Register 485 can be read from or written to. Make sure that any values written to this pointer are within the allowable range for the size of the installed memory.

Buffer Types

The controller has two types of buffer.

Cyclic Buffer. With the **cyclic** buffer selected in the Meter Configuration Utility program, the log write pointer (register 489) increments each time a sample is taken. When it exceeds the maximum sample number (determined by the amount of non-volatile memory installed and the number/size of registers to be logged) it wraps around to zero. If the write pointer equals the read pointer then oldest (unread) data will be overwritten with the new data and old data will lost. This means that when the cyclic buffer is full, the logged data is replaced on a first ON first OFF basis. This means that when the buffer is full, the first logged sample is discarded to make way for a new sample at the end of the logged data string. It then wraps around to sample number 1 again.

See description on <u>Log Read Pointer</u> for information about not overwriting old samples that have not been read.

Linear Buffer. With the **linear** buffer selected in the Meter Configuration Utility program, the log write pointer increments each time a sample is taken until it reaches the read pointer. When it equals the read pointer the controller stops logging data and any new data is lost. If the sample number reaches the maximum sample number (determined by the amount of non-volatile memory installed and the number/size of registers to be logged) it will wrap around to zero. When the linear buffer is full it must either be read or reset to 0. See Reset Buffer.

Reset Buffer

With **reset buffer number to 0** set in the Meter Configuration Utility program, the log write and log read pointers are reset to zero when the PROGRAM button is pressed. The controller then reverts back to the same setting it had before the reset function was executed (either cyclic or linear). Note that when the reset function is executed, the contents of the buffer is not destroyed, only the pointers are changed.

Note: The reset buffer function only works from a display panel. To reset pointers via the serial port they should just be written to individually.

Registers 4275 to 4306

Registers 4275 to 4306 can be read from and written to as normal registers. Registers 4275 to 4306 can only be configured via the serial port or from the macro and are not accessible from the front panel buttons.

Registers 4275 to 4306 are used to specify which registers are to be logged. Register 4275 specifies the first register to be logged, 4276 the second, 4277 the third, and so on. Writing a value of zero to one of these registers disables the register from taking any logs.

Up to 32 registers in total can be logged in each sample however the actual number depends on the size of each register being logged. The overall size of each stored sample is 132 bytes and each sample has a fixed overhead of 8 bytes as shown below.

Each sample will always include:

- 1 byte required for trigger source.
- 3 bytes required for date stamp.
- 3 bytes required for time stamp.
- 1 byte required for checksum (last byte in sample).

This means that all the logged channels must fit into the remaining 124 bytes. The data in each sample can be made of a combination of any of the following data types:

8-bit registers use: 1 byte
16-bit registers use: 2 bytes
24-bit registers use: 3 bytes
32-bit registers use: 4 bytes

Text registers: Number of bytes depends on length of text string.

 (Custom Text strings can be stored but only with special macro command "log_message" or via a serial port write to register 16553. See Read Single Log Data at Log Read Pointer - Register 16553)

Non-volatile Memory Options

When the controller is fitted with the internal data logging memory option, then 32Mbit of non-volatile on-board memory (data FLASH) is installed. This allows up to 31,774 samples to be logged.

NOTE: Altering registers 4275 to 4306 will potentially effect the order of the data within a sample and may also render any previously stored log data as unreadable. All current log data should be read and saved before changes are made to these registers and they should be correctly configured before any new samples are taken.

Special Log Functions

Most data log samples are trigger by the log timer, a setpoint or from an input pin but log samples can also be triggered from other sources such as special macro commands or from the serial port. There are 2 special macro commands which allow log samples to be triggered as shown below.

"force_log" command - This macro command triggers a log sample to be taken in the standard format. The sample is taken the instant the command is executed.

"log_message" command - This macro command allows a text string to be logged by the data logger. It requires a following text string enclosed in quotation marks (") and allows the logging of custom messages from the macro. The maximum length of the text string is governed by the data logging settings for registers 4275 - 4306.

There are also 2 ways of triggering a data log from the serial port as shown below.

Write to register 8442 - a write to register 8442 via the serial port will trigger a log sample to be taken in the standard format. It allows log samples to be triggered from another serial device.

Write to register 16553 - a write to register 16553 via the serial port allows a text string to be logged in a similar manner to the "log_message" macro command. In this case the text string to be logged is included in the serial command in a similar manner to writing to other text registers.

2.7.2 Read Only Registers

These read only registers are provided to allow the user to selectively read a single parameter from a log sample, instead of reading all parameters in a sample. Only numeric parameters can be read (not text) and they will always be drawn from the sample which the log read pointer is currently pointing to. The user must ensure that the log read pointer is pointing to the correct sample of number before reading these registers. On previous firmware versions (earlier than 4.04.01), reading any of these registers does not alter the log read pointer position. On the Zen16 an auto increment feature has been added.

Name	Description	Symbol Type	Register Number	Memory Type
LOG_SAMPLE_TRIGGER	Read only register. Trigger source of current log sample.	U_R	8443	EEPROM/SDcard
LOG SAMPLE DATE	Read only register. Returns 8-bit value for date of current log sample (range 1 to 31 days).	U_R	8444	EEPROM/SDcard
LOG SAMPLE MONTH	Read only register. Returns 8-bit value for months of current log sample (range 1 to 12 months).	U_R	<u>8445</u>	EEPROM/SDcard
LOG SAMPLE YEAR	Read only register. Returns 8-bit value for year of current log sample (range 00 to 99 years).	U_R	8446	EEPROM/SDcard

LOG SAMPLE HOUR	Read only register. Returns 8-bit value for hours of current log sample (range 0 to 23 hours).	U_R	8447	EEPROM/SDcard
LOG_SAMPLE_MINUTE	Read only register. Returns 8-bit value for minutes of current log sample (range 0 to 59 minutes).	U_R	8448	EEPROM/SDcard
LOG_SAMPLE_SECOND	Read only register. Returns 8-bit value for seconds of current log sample (range 0 to 59 seconds).	U_R	8449	EEPROM/SDcard
LOG SAMPLE HUNDREDTHS	Read only register. Returns 8-bit value for 1/100 of a second of current log sample (range 0 to 99 hundredths of a second).	U_R	8450	EEPROM/SDcard
LOG SAMPLE REG1	Read only register. Returns 1st data value for logged in current log sample (range depends on size of 1st register).	S_R	<u>493</u>	EEPROM/SDcard
LOG_SAMPLE_REG2	Read only register. Returns 2nd data value for logged in current log sample (range depends on size of 2nd register).	S_R	<u>495</u>	EEPROM/SDcard
LOG SAMPLE REG3	Read only register. Returns 3rd data value for logged in current log sample (range depends on size of 3rd register).	S_R	<u>497</u>	EEPROM/SDcard
LOG SAMPLE REG4	Read only register. Returns 4th data value for logged in current log sample (range depends on size of 4th register).	S_R	<u>499</u>	EEPROM/SDcard
LOG_SAMPLE_REG5	Read only register. Returns 5th data value for logged in current log sample (range depends on size of 5th register).	S_R	<u>501</u>	EEPROM/SDcard
LOG_SAMPLE_REG6	Read only register. Returns 6th data value for logged in current log sample (range depends on size of 6th register).	S_R	<u>503</u>	EEPROM/SDcard
LOG_SAMPLE_REG7	Read only register. Returns 7th data value for logged in current log sample (range depends on size of 7th register).	S_R	<u>505</u>	EEPROM/SDcard
LOG_SAMPLE_REG8	Read only register. Returns 8th data value for logged in current log sample (range depends on size of 8th register).	S_R	<u>507</u>	EEPROM/SDcard
LOG_SAMPLE_REG9	Read only register. Returns 9th data value for logged in current log sample (range depends on size of 9th register).	S_R	<u>509</u>	EEPROM/SDcard
LOG_SAMPLE_REG10	Read only register. Returns 10th data value for logged in current log sample (range depends on size of 10th register).	S_R	<u>511</u>	EEPROM/SDcard
LOG_SAMPLE_REG11	Read only register. Returns 11th data value for logged in current log sample (range depends on size of 11th register).	S_R	<u>513</u>	EEPROM/SDcard
LOG_SAMPLE_REG12	Read only register. Returns 12th data value for logged in current log sample (range depends on size of 12th register).	S_R	<u>515</u>	EEPROM/SDcard
LOG_SAMPLE_REG13	Read only register. Returns 13th data value for logged in current log sample (range depends on size of 13th register).	S_R	<u>517</u>	EEPROM/SDcard
LOG SAMPLE REG14	Read only register. Returns 14th data value for logged in current log sample (range depends on size of 14th register).	S_R	<u>519</u>	EEPROM/SDcard
LOG_SAMPLE_REG15	Read only register. Returns 15th data value for logged in current log sample (range depends on size of 15th register).	S_R	<u>521</u>	EEPROM/SDcard
LOG SAMPLE REG16	Read only register. Returns 16th data value for logged in current log sample (range depends on size of 16th register).	S_R	<u>523</u>	EEPROM/SDcard

LOG_SAMPLE_REG17	Read only register. Returns 17th data value for logged in current log sample (range depends on size of 17th register).	S_R	<u>545</u>	EEPROM/SDcard
LOG_SAMPLE_REG18	Read only register. Returns 18th data value for logged in current log sample (range depends on size of 18th register).	S_R	<u>547</u>	EEPROM/SDcard
LOG_SAMPLE_REG19	Read only register. Returns 19th data value for logged in current log sample (range depends on size of 19th register).	S_R	<u>549</u>	EEPROM/SDcard
LOG_SAMPLE REG20	Read only register. Returns 20th data value for logged in current log sample (range depends on size of 20th register).	S_R	<u>551</u>	EEPROM/SDcard
LOG SAMPLE REG21	Read only register. Returns 21th data value for logged in current log sample (range depends on size of 21th register).	S_R	<u>553</u>	EEPROM/SDcard
LOG_SAMPLE_REG22	Read only register. Returns 22th data value for logged in current log sample (range depends on size of 22th register).	S_R	<u>555</u>	EEPROM/SDcard
LOG_SAMPLE_REG23	Read only register. Returns 23th data value for logged in current log sample (range depends on size of 23th register).	S_R	<u>557</u>	EEPROM/SDcard
LOG_SAMPLE_REG24	Read only register. Returns 24th data value for logged in current log sample (range depends on size of 24th register).	S_R	<u>559</u>	EEPROM/SDcard
LOG_SAMPLE_REG25	Read only register. Returns 25th data value for logged in current log sample (range depends on size of 25th register).	S_R	<u>561</u>	EEPROM/SDcard
LOG_SAMPLE_REG26	Read only register. Returns 26th data value for logged in current log sample (range depends on size of 26th register).	S_R	<u>563</u>	EEPROM/SDcard
LOG_SAMPLE REG27	Read only register. Returns 27th data value for logged in current log sample (range depends on size of 27th register).	S_R	<u>565</u>	EEPROM/SDcard
LOG_SAMPLE_REG28	Read only register. Returns 28th data value for logged in current log sample (range depends on size of 28th register).	S_R	<u>567</u>	EEPROM/SDcard
LOG_SAMPLE_REG29	Read only register. Returns 29th data value for logged in current log sample (range depends on size of 29th register).	S_R	<u>569</u>	EEPROM/SDcard
LOG_SAMPLE_REG30	Read only register. Returns 30th data value for logged in current log sample (range depends on size of 30th register).	S_R	<u>571</u>	EEPROM/SDcard
LOG_SAMPLE_REG31	Read only register. Returns 31st data value for logged in current log sample (range depends on size of 31st register).	S_R	<u>573</u>	EEPROM/SDcard
LOG SAMPLE REG32	Read only register. Returns 32nd data value for logged in current log sample (range depends on size of 32nd register).	S_R	<u>575</u>	EEPROM/SDcard

2.7.3 Maximum Number Of Log Samples

Register 487 is a 32-bit read only register that reports the maximum number of log samples available. The maximum number of log samples is defined by the amount of memory installed with the default memory size giving 31,774 samples.

2.7.4 Log Write Pointer

Register 489 is a 32-bit register that points to the most recent log sample written by the controller. It automatically increments by one count just before a new sample is logged and counts up from 0 with the maximum number of samples being limited by the current memory size installed in the controller and the setting of registers 4275 to 4306. When it reaches the maximum count it wraps around to 1.

When it catches up to the log read pointer (491) it either overwrites the old unread data or stops logging, depending on which type of buffer has been selected in the Meter Configuration Utility program (i.e. cyclic or linear).

Register 489 can be read or written to. You must make sure that any values written to this pointer are within the allowable range for the installed memory size.

Note: Although the log read and write pointers can be reset to zero, sample zero is never used to hold any real sample data. It is only used as "resting point" when the pointers are cleared. This is because the pointers are always pre-incremented before the sample is written. When pointers wrap around at the end of memory they wrap around to the value of 1.

Note: If a firmware update is performed on the Zen16, the contents of the log write and log read pointers will be lost and will be set to 0. Log data will remain intact, but to ensure continuous logging the value of the log read and log write pointers should be recorded first, and then manually restored after the firmware update.

2.7.5 Log Read Pointer

Register 491 is a 32-bit register that points to the most recent log sample read from the controller. It counts up from 0 each time log data is read from the controller, with the maximum number of samples being limited by the current memory size installed in the controller and the setting of registers 4275 to 4306. When it reaches the maximum count it wraps around to 1. When it reaches the log write pointer, the data log buffer is empty and it stops.

Register 491 can be read or written to. You must make sure that any values written to this pointer are within the allowable range for the installed memory size.

Note: Although the log read and write pointers can be reset to zero, sample zero is never used to hold any real sample data. It is only used as "resting point" when the pointers are cleared. This is because the pointers are always pre-incremented before the sample is written. When pointers wrap around at the end of memory they wrap around to the value of 1.

Note: If a firmware update is performed on the Zen16, the contents of the log write and log read pointers will be lost and will be set to 0. Log data will remain intact, but to ensure continuous logging the value of the log read and log write pointers should be recorded first, and then manually restored after the firmware update.

2.7.6 Numeric Log Sample Values

Registers 493 to 523 and 545 to 575 provide numeric values for the 1st through to the 32nd register logged in accordance with registers 4275 to 4306. The size and type varies depending on the size and data type of the registers addressed by registers 4275 to 4306. These registers give an unformatted numeric value that can be read in ASCII or any other serial mode.

The user should ensure that the log read pointer is set to the required sample number before accessing any of these registers.

If the sample does not contain the data that is requested, the controller responds by sending a null character in ASCII mode, or a data error in Modbus mode.

2.7.7 Log Register Source

Registers 4275 to 4306 are used to specify which registers the data logger logs. Register 4275 specifies the first register to be logged, 4276 the second, 4277 the third and so on. Setting one of these registers to zero disables that register from logging any data. Changing registers 4275 to 4306 potentially changes the format and order of data within a sample and may also render any previously stored log data as unreadable. All current log data should be read and saved before changes are made to these registers and they should be correctly configured before any new samples are taken.

Registers 4275 to 4306 can be read from and written to as normal registers. Most of the registers in the controller can be logged. This includes floating point and text registers.

NOTE: Text registers 16553, 16555 and 16543 should not be logged.

2.7.8 Number Of Log Sample Reads

Register 4462 defines the maximum number of log samples that will be output when register 16555 is read. This can be set to any number between 1 and 65535 with a default of 100 samples.

Note: This is only relevant in ASCII mode.

2.7.9 Read Log Sample Data

Registers 8443 to 8450 are read only registers used to access data from a log sample. A read of one of these registers reads the appropriate data from the log sample which is addressed by the current value of the log read pointer (register 491). The user must setup the log read pointer to the required sample number before accessing registers 8443 to 8450.

In each case the output is a numeric value only. Registers 8443 to 8450 can be read in ASCII or Modbus modes and can also be read from the macro.

NOTE: The information in registers 8443 to 8450 is logged in every sample, regardless of the settings in the Meter Configuration Utility program.

Register 8443 – Trigger type for sample

This register provides an 8-bit numeric value that defines the trigger point for the sample.

Numeric Value	Function
0	Triggered by reset
1	Triggered by setpoint 1
2	Triggered by setpoint 2
3	Triggered by setpoint 3
4	Triggered by setpoint 4
5	Triggered by setpoint 5
6	Triggered by setpoint 6
7	Triggered by setpoint 7
8	Triggered by setpoint 8
9	Triggered by setpoint 9
10	Triggered by setpoint 10
11	Triggered by setpoint 11
12	Triggered by setpoint 12
13 - 16	Reserved for future development
17	Triggered by Program button
18	Triggered by F1 button
19	Triggered by F2 button
20	Triggered by Hold pin
21	Triggered by Lock pin
22 - 23	Reserved for future development
24	Triggered by executing the macro instruction "force_log" or by a serial port write to register 8442.

- 25 Triggered by executing the macro instruction "log_message" or by a text string write to register 16553 via the serial port.
- 26 Triggered from internal logging timer.
- 27 Triggered by D1 digital input pin.
- 28 Triggered by D2 digital input pin.
- 29 Triggered by D3 digital input pin.
- 30 Triggered by D4 digital input pin.

Register 8444 - Date of sample

This register provides an 8-bit numeric value for the date.

Register 8445 - Month of sample

This register provides an 8-bit numeric value for the month.

Register 8446 - Year of sample

This register provides an 8-bit numeric value for the last 2 digits of the year.

Register 8447 - Hour of sample

This register provides an 8-bit numeric value for the hours.

Register 8448 - Minute of sample

This register provides an 8-bit numeric value for the minutes.

Register 8449 - Second of sample

This register provides an 8-bit numeric value for the seconds.

Register 8450 - 1/100 Second of sample

This register provides an 8-bit numeric value for hundredths of a second.

2.7.10 Read Single Log Data at Log Read Pointer

Register 16553 is used to read the next sample of log data. It does this by comparing the log read pointer (register 491) with the log write pointer (register 489). If they are equal then there has been no new samples logged since the last read and the message **No New Log Data** is sent as a response. If they are not equal, the log read pointer (register 491) is incremented to point to the new sample and the new log data is transmitted. Registers 489 and 491 can be used to control the data logger. To reset the data logger, both register 489 and 491 should be set to 0 (or any other value in the allowable range of memory).

Reading Register 16553 In ASCII Mode

Although register 16553 can be read in ASCII serial mode, it is not recommended if more than 10 channels of data are being logged (see note below on buffer overflow problems). Modbus mode is the recommended mode to read large amounts of data logging memory. To read log data in other serial modes, see registers 493 to 523 and registers 8443 to 8450.

Modbus Read Of 16553

Register 16553 can also be read in Modbus mode. Modbus mode should be used if logging more than 10 channels or if using a uSD card with large numbers of samples. It provides a faster and more efficient method of downloading large amounts of data than via the ASCII mode and does not suffer from buffer overflow problems (see note below)

A read of register 16553 in Modbus mode produces a raw output format which needs to be decoded by the user. The data bytes within the Modbus packet is formatted as follows;

Fixed Format Section

Data bytes 1 to 7 of each sample have a fixed format as follows;

1st data byte = Log trigger (see Register 8443 – Trigger type for sample)

2nd data byte = Date (see Register 8444 – Date of sample) 3rd data byte = Month (see Register 8445 – Month of sample) 4th data byte = Year (see Register 8446 – Year of sample) Data bytes 5-7 = Time stamp as 24 bit unsigned number in 1/100 second resolution.

Variable Format Section

Data bytes 8 and onwards do not have a fixed format. The format of these data bytes is determined by the data logging configuration (i.e. how many registers are being logged and which type of registers are being logged). The length of the data string is also effected by data logging configuration. To determine how many registers need to be read and how to decode them, the user should first read register 16551, the data logging format register.

Writing To Register 16553

A write to register 16553 via the serial port can be used to log a custom text string into data logging memory. The maximum length of the text string is governed by the values written to registers 4417 to 4432 as these effectively control the sample size. In ASCII mode the format would be;

SW16553, Hello World*

This allows text messages from another source to be time stamped and logged along with standard log samples. Data logging must be enabled in the Meter Configuration Utility program for this feature to function. (See Code 8)

A standard log sample can also be trigger from the serial port by writing any value (normally 0) to register #8442. This will cause the registers selected by 4417 - 4432 to be logged and time stamped in the standard format.

Data Log Format - Register 16551

Register 16551 can only be read in Modbus mode. A read of register 16551 will produce the following data.

Byte 1 = length of log format register (number of data bytes in packet) Byte 2 = Internal sample size for data log in Flash memory. Byte 3,4 = Controller software version (e.g. 403)

Byte 5 = Not Used in Zen16 (always read as 0)

Byte 6 = Time format (current configuration of <u>Code 8</u>)

Byte 7.8 = Data log source register repeated for each register that is logged Byte 9 = Register type Byte 10 = Display format Byte 11 = Alpha character

If the data logging configuration (see Data Logging and Log Register Source -

Registers 4275 to 4306) has been set up to log 4 registers per sample, then data bytes 7 - 11 will be repeated for each of the 4 logged registers.

The length byte defines how many bytes of data are contained in the data log format string.

The sample size byte gives the current data log sample size which is determined by the data logging configuration.

The time format byte is basically a copy of Code 8 and specifies how the time/date information is to be displayed.

The two data bytes which form the 16 bit data log source register define the register number of the logged data. The register type byte defines the size and format of the data bytes in the log sample. The different options available are;

0x00 = unsigned char0x10 = signed char

0x20 = unsigned int

0x30 = signed int

```
0x40 = unsigned long

0x50 = signed long

0x60 = ASCII TEXT

0x70 = float

0x80 = unsigned 24 bit number(only 3 bytes long)

0x90 = signed 24 bit number(only 3 bytes long)
```

The display format and alpha character bytes define how the numeric value is to be displayed (i.e. were the decimal point should be and what the trailing text character (if any) should be). (see Display Format Mode for more info on how to interpret the display format byte)

NOTE:

When logging more than 10 registers per sample a buffer overflow can occur when downloading the log data in the printer format via ASCII mode, resulting in truncated output data. If this happens, try switching to spreadsheet format. If you are still experiencing problems then you should consider using Modbus mode as described above.

2.7.11 Read Log Data at Log Read Pointer

Register 16555 is a read only register similar to register 16553, except that it is used to read multiple log samples with a single command. A read of register 16555 outputs log data, starting at the sample pointed to by the read pointer, and continues to output log samples until the read pointer equals the write pointer, or the number of samples specified in register 4462 has been output. Each time it outputs a log sample the read pointer is automatically incremented. At the end of the sequence, the read pointer is equal to the write pointer. This command can also be used to read a selected block of log samples by modifying the read pointer (register 491) and the write pointer (register 489) prior to reading register 16555.

NOTE: Register 16555 can only be read via the serial port in ASCII mode. To read log data in other serial modes or from the macro, see registers 493 to 523 and registers 8443 to 8450.

2.7.12 SD Data Logger

If the Zen16 is being operated with the uSD data logging option (i.e. uSD memory card) then the following additional registers are also available.

Register 8426 - SD Module ID

Register 8426 is an 8 bit unsigned read only register which reports the data logger module ID. This is used to differentiate between different types of SD logger modules.

Register 8427 - Status

Register 8427 is an 8 bit unsigned read only register which reports the current status of the extended data logging/real time clock module. The bit functions for the status register are defined below;

Bit Number	Bit Function	
0	No ROTC detected (0), ROTC detected (1)	This bit defines whether the module has a high precision real time clock fitted or not.
1	ROTC soc. fault	This bit is set when the real time clock oscillator has been stopped or corrupted in some way. This often indicates that the back up battery needs replacement.
2	Data range fault	This bit is set when one of the real time clock registers contains a value which is outside of the allowable range.
3	Read pointer error	This signifies that the read pointer in the extended data logging module has been corrupted. This does not mean that the data has been lost but you will need to reset the read pointer in order to recover the data

Write pointer error This signifies that the write pointer in the extended data logging module has been corrupted. This does not mean that the data has been lost but you will need to reset the write pointer and then read the data out before continuing to write any new data. 5 This indicates that the uSD card currently inserted in the extended Incompatible card type data logging module is incompatible. It may be that the card is too large (up to 1GB is the recommended size) or it may be that the card is the wrong type (must be CSD V1.0). Also make sure that the contacts on the card are clean and free of dust and other residue. Unformatted card This indicates that the uSD card has not been formatted correctly. Please ensure that the card contains a valid Master Boot Record (MBR) with its partition table and that the first partition is of type FAT16 or FAT32 (FAT16 preferred). Some cards are shipped without a partition table by default, instead starting the FAT root sector in the first sector of the card. A partition table can be created with fdisk (this will erase all data on the card) and then formatting the newly created partition. Also make sure that there is enough linear free space available on the card. Using a freshly formatted card is recommended, but if some files are already on the card we suggest to defrag the file system before inserting the card into the data logger module for the first time. The data logger will leave some free space at the end of the card, this is normal and intended. Please allow up to 60 seconds when inserting a card for the first time for the data logger to create the file used to store the samples. 7 Card ready This indicates that the data logging card is ready for use

Register 8428 - Software Version Number

Register 8429 is an 8 bit unsigned read only register which reports the software version number of the external data logger module.

Register 8432 - Data Log Memory Size

Register 8432 is an 8 bit unsigned read only register which indicates the size of the uSD memory card which is currently inserted. This byte is structured in a similar manner to a floating point number with the most significant 4 bits containing the exponent and the least significant 4 bits containing the mantissa. Here are some examples of how to decode this byte.

```
Bits 4 - 7 = EXPONENT, Bits 0 - 3 = MANTISSA

eg. 0x04 = 4 x 2^0 = 4 MB

0x08 = 8 x 2^0 = 8 MB

0x18 = 8 x 2^1 = 16 MB

0x28 = 8 x 2^2 = 32 MB

0x38 = 8 x 2^3 = 64 MB

0x48 = 8 x 2^4 = 128 MB

0x58 = 8 x 2^5 = 256 MB
```

2.8 Digital I/O

The Zen16 controller includes various digital inputs and outputs. It has 4 digital input pins built into the main controller (see <u>Internal Digital Inputs</u>) and also can be expanded with external I/O modules (see External Digital Inputs and External Digital Outputs).

The internal digital inputs are faster than the external digital I/O, which is only updated every 100mS.

See Also

Internal Digital Inputs

External Digital Inputs

External Digital Outputs

Counters

Output Masks

The Zen16 controller includes 4 digital input pins which can be used as status inputs or in counter/frequency modes.

See Also

Internal Digital Inputs

Counters

Output Masks

2.8.1 Internal Digital Inputs

The Zen16 controller includes 4 digital input pins. These can be configured for a variety of different input functions including standard digital status inputs, and various counter modes. (For more information on counter modes see <u>Counters</u>)

The 4 digital input pins are isolated from the other Zen16 pins by opto couplers but all share the same common pin. The maximum frequency of these input pins is limited to approximately 2.5kHz. or pulse widths > 200uS and they are updated in real time when read via the serial port or macro. The status of the 4 digital input pins can be read even if these inputs are configured for other functions (such as counters etc).

Internal Digital Input Register

Register (4108) is a 16 bit register used to show the status of the 4 internal digital input pins.

Name	Description	Symbol Type	Register Number	Memory Type
DIGITAL_INPUT_PINS	16-bit register that shows the status of the internal digital input pins DI A - DI D.	U_16	4108	RAM

The individual bit functions for the DIGITAL_INPUT_PINS register are shown in the table below;

Bit	Description	Function
b0	Status of digital input pin DI A.	1 = DI A on (activated) 0 = DI A off
b1	Status of digital input pin DI B.	1 = DI B on (activated) 0 = DI B off
b2	Status of digital input pin DI C.	1 = DI C on (activated) 0 = DI C off
b3	Status of digital input pin DI D.	1 = DI D on (activated) 0 = DI D off
b3-b15	Reserved for future development	

See Also

Counters

Internal Digital Outputs

Modbus Digital Inputs

2.8.2 Internal Digital Outputs

The Zen16 controller includes 2 digital outputs in the form of onboard relays A & B. These can be configured for a variety of different output functions including standard outputs, output controllers, serial receive timeout (relay 2 only), and advanced setpoint control.

Note: Relays A & B can be controlled from various sources. See notes on <u>Relay B RX Timeout</u>, <u>Serial Receive Timeout</u>, <u>ASP Control Mode and Controller Mode Registers</u>

Internal Digital Output Register

Register (8205) is a 8 bit register used to control the status of the onboard relays A & B in manual control mode.

Name	Description	Symbol Type	Register Number	Memory Type
RELAY_A_B_CONTROL	8-bit register that controls the output state of onboard relavs A & B.	U_8	8205	RAM

The individual bit functions for the DIGITAL_INPUT_PINS register are shown in the table below;

Bit	Description	Function
b0	Output state of relay A.	1 = Relay A on (activated) 0 = Relay A off
b1	Output state of relay B	1 = Relay B on (activated) 0 = Relay B off
b2-b7	Reserved for future development	

From firmware version **V0.08.01 onwards**, Zen16 controllers also support a data source for each relay output. Each register is a 16 bit register which holds a Modbus coil or switch register number (see <u>Modbus Digital Outputs</u> and <u>Modbus Digital Inputs</u> for Modbus discrete register numbers). This allows you to associate each relay output with virtually any other discrete input or output in the Zen16. If the data source value is set to zero, the operation of the relay is identical to older firmware releases (see note above on relay A & B)

Name	Description	Symbol Type	Register Number	Memory Type
DATA_SOURCE_ONBOARD_RELAY_A	16-bit register that points to the data source for relay A. NOTE: Only discrete Modbus registers numbers can be used as a data source with a relay output module. (See Modbus Digital Outputs and Modbus Digital Outputs for valid Modbus register numbers).	U_16	4657	RAM/EEPR OM
DATA_SOURCE_ONBOARD_RELAY_B	16-bit register that points to the data source for relay B. NOTE : Only discrete Modbus registers numbers can be used as a data source with a relay output module. (See Modbus Digital Outputs and Modbus Digital Outputs for valid Modbus register numbers).	U_16	4658	RAM/EEPR OM

See Also

Relay B RX Timeout

Serial Receive Timeout

ASP Control Mode

Output Masks

Modbus Digital Outputs

2.8.3 External Digital Outputs

Digital Output Registers

The following registers provide read/write access to the digital output pins on the 16/16 IO expansion modules. Access can be gained via 32 bit registers or via 16 bit registers for use with Modbus. These registers are designed to be accessed via the serial ports or a macro, and require one or more 16/16 IO expansion modules to be connected to the controller.

Name	Description	Symbol Type	Register Number	Memory Type
DIGITAL_OUT	32 bit register with bit flags for outputs DO_1 to DO_32 on multi I/O modules.	U_32	249	RAM
DIGITAL_OUT_LOW	16 bit register with bit flags for outputs DO_1 to DO_16 on multi I/O modules.	U_16	4452	RAM
DIGITAL_OUT_HIGH	16 bit register with bit flags for outputs DO_17 to DO_32 on multi I/O modules.	U_16	4453	RAM
DIGITAL_OUT2	32 bit register with bit flags for outputs DO_33 to DO_64 on multi I/O modules.	U_32	253	RAM
DIGITAL_OUT2_LOW	16 bit register with bit flags for outputs DO_33 to DO_48 on multi I/O modules.	U_16	4454	RAM
DIGITAL_OUT2_HIGH	16 bit register with bit flags for outputs DO_49 to DO_64 on multi I/O modules.	U_16	4455	RAM
DIGITAL_OUT3_LOW	16 bit register with bit flags for outputs DO_65 to DO_80 on multi I/O modules.	U_16	4456	RAM
DIGITAL_OUT3_HIGH	16 bit register with bit flags for outputs DO_81 to DO_96 on multi I/O modules.	U_16	4457	RAM

Note: DIGITAL_OUT3_LOW and DIGITAL_OUT3_HIGH do not have an associated 32 bit register.

Note: See also Output Masks.

Register 249 - Digital Out

Register 249 is a 32-bit register that contains bit flags to control up to 32 digital outputs. The bit functions for register 249 are as follows

Bit	Name	Description	Function
0	DO_1	Digital output 1. Bit flag that shows / controls the status of digital output 1. (See <a href="https://own.org/livensessessessessessessessessessessessesse</th><th>1 = Active State
0 = Inactive State</th></tr><tr><th>1</th><th>DO_2</th><th>Digital output 2. Bit flag that shows / controls the status of digital output 2. (See <a href=" https:="" livensessessessessessessessessessessessesse<="" own.org="" th=""><th>1 = Active State 0 = Inactive State</th>	1 = Active State 0 = Inactive State
2	DO_3	Digital output 3. Bit flag that shows / controls the status of digital output 3. (See <a href="https://own.org/livensessessessessessessessessessessessesse</th><th>1 = Active State
0 = Inactive State</th></tr><tr><th>3</th><th>DO_4</th><th>Digital output 4. Bit flag that shows / controls the status of digital output 4. (See <a href=" https:="" livensessessessessessessessessessessessesse<="" own.org="" th=""><th>1 = Active State 0 = Inactive State</th>	1 = Active State 0 = Inactive State

4	DO_5	Digital output 5. Bit flag that shows / controls the status of digital output 5. (See <a href="https://own.org/livensessessessessessessessessessessessesse</th><th>1 = Active State
0 = Inactive State</th></tr><tr><td>5</td><td>DO_6</td><td>Digital output 6. Bit flag that shows / controls the status of digital output 6. (See /O Module Type">//O Module Type for different output configurations). <td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
6	DO_7	Digital output 7. Bit flag that shows / controls the status of digital output 7. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
7	DO_8	Digital output 8. Bit flag that shows / controls the status of digital output 8. (See h/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
8	DO_9	Digital output 9. Bit flag that shows / controls the status of digital output 9. (See <a dww.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.new.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.new.new.new.new.new.new.new.new.new<="" href="https://own.org/livensessessessessessessessessessessessesse</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>9</td><td>DO_10</td><td>Digital output 10. Bit flag that shows / controls the status of digital output 10. (See <td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
10	DO_11	Digital output 11. Bit flag that shows / controls the status of digital output 11. (See <a href=" https:="" td="" www.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe<=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
11	DO_12	Digital output 12. Bit flag that shows / controls the status of digital output 12. (See J/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
12	DO_13	Digital output 13. Bit flag that shows / controls the status of digital output 13. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
13	DO_14	Digital output 14. Bit flag that shows / controls the status of digital output 14. (See <a href="https://dww.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.new.new.ncbe.nlm.new.ncbe.nlm.new.new.new.new.new.new.new.new.new.new</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>14</td><td>DO_15</td><td>Digital output 15. Bit flag that shows / controls the status of digital output 15. (See <a "="" href="https://www.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>15</td><td>DO_16</td><td>Digital output 16. Bit flag that shows / controls the status of digital output 16. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
16	DO_17	Digital output 17. Bit flag that shows / controls the status of digital output 17. (See https://oxeguene.com/linearings/be/4 for different output configurations).	1 = Active State 0 = Inactive State
17	DO_18	Digital output 18. Bit flag that shows / controls the status of digital output 18. (See /O Module Type for different output configurations).	1 = Active State 0 = Inactive State
18	DO_19	Digital output 19. Bit flag that shows / controls the status of digital output 19. (See <a href="https://own.org/livensessessessessessessessessessessessesse</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>19</td><td>DO_20</td><td>Digital output 20. Bit flag that shows / controls the status of digital output 20. (See <a href=" https:="" own.ncbe.nlm.nc<="" td=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
20	DO_21	Digital output 21. Bit flag that shows / controls the status of digital output 21. (See <a href="https://oxer.org/lives/by-nc-rules-new-</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>21</td><td>DO_22</td><td>Digital output 22. Bit flag that shows / controls the status of digital output 22. (See <a "="" 10.1007="" doi.org="" href="https://www.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>22</td><td>DO_23</td><td>Digital output 23. Bit flag that shows / controls the status of digital output 23. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
23	DO_24	Digital output 24. Bit flag that shows / controls the status of digital output 24. (See /O Module Type for different output configurations).	1 = Active State 0 = Inactive State

24 DO_25	Digital output 25. Bit flag that shows / controls the status of digital output 25. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
25 DO_26	Digital output 26. Bit flag that shows / controls the status of digital output 26. (See /O Module Type for different output configurations).	1 = Active State 0 = Inactive State
26 DO_27	Digital output 27. Bit flag that shows / controls the status of digital output 27. (See /O Module Type for different output configurations).	1 = Active State 0 = Inactive State
27 DO_28	Digital output 28. Bit flag that shows / controls the status of digital output 28. (See /O Module Type for different output configurations).	1 = Active State 0 = Inactive State
28 DO_29	Digital output 29. Bit flag that shows / controls the status of digital output 29. (See //Own.org/livensconfigurations).	1 = Active State 0 = Inactive State
29 DO_30	Digital output 30. Bit flag that shows / controls the status of digital output 30. (See <a hr</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>30 DO_31</td><td>Digital output 31. Bit flag that shows / controls the status of digital output 31. (See /O Module Type for different output configurations).	1 = Active State 0 = Inactive State
31 DO_32	Digital output 32. Bit flag that shows / controls the status of digital output 32. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State

Register 4452 - Digital Out Low
Register 4452 is a 16-bit register that contains bit flags to control digital outputs DO_1 to DO16. The bit functions for register 4452 are as follows.

Bit	Name	Description	Function
0	DO_1	Digital output 1. Bit flag that shows / controls the status of digital output 1. (See <a href="https://own.org/livensessessessessessessessessessessessesse</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>1</td><td>DO_2</td><td>Digital output 2. Bit flag that shows / controls the status of digital output 2. (See <math>\underline{I/O\ Module\ Type}</math> for different output configurations).</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>2</td><td>DO_3</td><td>Digital output 3. Bit flag that shows / controls the status of digital output 3. (See <math>\underline{I/O\ Module\ Type}</math> for different output configurations).</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>3</td><td>DO_4</td><td>Digital output 4. Bit flag that shows / controls the status of digital output 4. (See <a href=" https:="" livensessessessessessessessessessessessesse<="" own.org="" td=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
4	DO_5	Digital output 5. Bit flag that shows / controls the status of digital output 5. (See <a href="https://own.org/livensessessessessessessessessessessessesse</th><th>1 = Active State
0 = Inactive State</th></tr><tr><td>5</td><td>DO_6</td><td>Digital output 6. Bit flag that shows / controls the status of digital output 6. (See <a href=" https:="" livensessessessessessessessessessessessesse<="" own.org="" td=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
6	DO_7	Digital output 7. Bit flag that shows / controls the status of digital output 7. (See <a href="https://own.org/livensessessessessessessessessessessessesse</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>7</td><td>DO_8</td><td>Digital output 8. Bit flag that shows / controls the status of digital output 8. (See <a href=" https:="" livensessessessessessessessessessessessesse<="" own.org="" td=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State

8	DO_9	Digital output 9. Bit flag that shows / controls the status of digital output 9. (See <a 10.100="" doi.org="" href="https://own.org/livensessessessessessessessessessessessesse</th><th>1 = Active State
0 = Inactive State</th></tr><tr><td>9</td><td>DO_10</td><td>Digital output 10. Bit flag that shows / controls the status of digital output 10. (See I/O Module Type for different output configurations). <td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
10	DO_11	Digital output 11. Bit flag that shows / controls the status of digital output 11. (See <a href=" https:="" td="" www.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe<=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
11	DO_12	Digital output 12. Bit flag that shows / controls the status of digital output 12. (See J/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
12	DO_13	Digital output 13. Bit flag that shows / controls the status of digital output 13. (See //O.Module Type for different output configurations).	1 = Active State 0 = Inactive State
13	DO_14	Digital output 14. Bit flag that shows / controls the status of digital output 14. (See <a href="https://dww.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.new.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.new.new.new.new.new.new.new.new.new</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>14</td><td>DO_15</td><td>Digital output 15. Bit flag that shows / controls the status of digital output 15. (See <a dww.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.new.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.new.new.new.new.new.new.new.new.new<="" href="https://www.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>15</td><td>DO_16</td><td>Digital output 16. Bit flag that shows / controls the status of digital output 16. (See <td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State

Register 4453 - Digital Out High
Register 4453 is a 16-bit register that contains bit flags to control digital outputs DO_17 to DO_32.
The bit functions for register 4453 are as follows.

Bit	Name	Description	Function
0	DO_17	Digital output 17. Bit flag that shows / controls the status of digital output 17. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
1	DO_18	Digital output 18. Bit flag that shows / controls the status of digital output 18. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
2	DO_19	Digital output 19. Bit flag that shows / controls the status of digital output 19. (See <a href="https://linear.com/linea</th><th>1 = Active State
0 = Inactive State</th></tr><tr><th>3</th><td>DO_20</td><td>Digital output 20. Bit flag that shows / controls the status of digital output 20. (See I/O Module Type for different output configurations). <td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
4	DO_21	Digital output 21. Bit flag that shows / controls the status of digital output 21. (See <a "="" href="https://own.org/livensessessessessessessessessessessessesse</th><th>1 = Active State
0 = Inactive State</th></tr><tr><th>5</th><th>DO_22</th><th>Digital output 22. Bit flag that shows / controls the status of digital output 22. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
6	DO_23	Digital output 23. Bit flag that shows / controls the status of digital output 23. (See <a href="https://linear.com/linea</th><th>1 = Active State
0 = Inactive State</th></tr><tr><th>7</th><th>DO_24</th><th>Digital output 24. Bit flag that shows / controls the status of digital output 24. (See <a href="https://www.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe</th><th>1 = Active State
0 = Inactive State</th></tr><tr><th>8</th><td>DO_25</td><td>Digital output 25. Bit flag that shows / controls the status of digital output 25. (See <a href=" https:="" linea<="" linear.com="" td=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State

9	DO_26	Digital output 26. Bit flag that shows / controls the status of digital output 26. (See l/O.module.type for different output configurations).	1 = Active State 0 = Inactive State
10	DO_27	Digital output 27. Bit flag that shows / controls the status of digital output 27. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
11	DO_28	Digital output 28. Bit flag that shows / controls the status of digital output 28. (See <a href="https://dwww.lines.com/lines.</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>12</td><td>DO_29</td><td>Digital output 29. Bit flag that shows / controls the status of digital output 29. (See https://oxer.org/l/O/Module Type for different output configurations).	1 = Active State 0 = Inactive State
13	DO_30	Digital output 30. Bit flag that shows / controls the status of digital output 30. (See <a href=" https:="" td="" www.ncbe.new.<=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
14	DO_31	Digital output 31. Bit flag that shows / controls the status of digital output 31. (See <a doi.org="" href="https://doi.org/li> <a href=" https:<="" td=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
15	DO_32	Digital output 32. Bit flag that shows / controls the status of digital output 32. (See	

Register 253 – Digital Output 2
Register 253 is a 32-bit register that contains bit flags to control up to 32 digital outputs. It is designed to be used with a macro and requires three 16/16 IO expansion modules to be connected to the controller. The bit functions for register 253 are as follows.

Bit	Name	Description	Function
0	DO_33	Digital output 33. Bit flag that shows / controls the status of digital output 33. (See <a href="https://dww.ncbe.ncbe.new.ncbe.n</td><td>1 = Active State
0 = Inactive State</td></tr><tr><th>1</th><td>DO_34</td><td>Digital output 34. Bit flag that shows / controls the status of digital output 34. (See <a href=" https:="" linea<="" linear.com="" td=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
2	DO_35	Digital output 35. Bit flag that shows / controls the status of digital output 35. (See J/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
3	DO_36	Digital output 36. Bit flag that shows / controls the status of digital output 36. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
4	DO_37	Digital output 37. Bit flag that shows / controls the status of digital output 37. (See <a dww.ncbe.ncbe.new.ncbe.n<="" href="https://own.org/livensessessessessessessessessessessessesse</th><th>1 = Active State
0 = Inactive State</th></tr><tr><th>5</th><th>DO_38</th><th>Digital output 38. Bit flag that shows / controls the status of digital output 38. (See <th>1 = Active State 0 = Inactive State</th>	1 = Active State 0 = Inactive State
6	DO_39	Digital output 39. Bit flag that shows / controls the status of digital output 39. (See <a doi.org="" href="https://doi.org/li> <a href=" https:<="" th=""><th>1 = Active State 0 = Inactive State</th>	1 = Active State 0 = Inactive State
7	DO_40	Digital output 40. Bit flag that shows / controls the status of digital output 40. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State

8	DO_41	Digital output 41. Bit flag that shows / controls the status of digital output 41. (See https://o.module.Type for different output configurations). on the third 16/16 multi-I/O module (1 = output active).	1 = Active State 0 = Inactive State
9	DO_42	Digital output 42. Bit flag that shows / controls the status of digital output 42. (See https://oxer.org/l/O/Module Type for different output configurations).	1 = Active State 0 = Inactive State
10	DO_43	Digital output 43. Bit flag that shows / controls the status of digital output 43. (See <a href="https://oxer.jvpe.com/libraria-nc-nc-nc-nc-nc-nc-nc-nc-nc-nc-nc-nc-nc-</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>11</td><td>DO_44</td><td>Digital output 44. Bit flag that shows / controls the status of digital output 44. (See <a href=" https:="" livensessessessessessessessessessessessesse<="" own.org="" td=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
12	DO_45	Digital output 45. Bit flag that shows / controls the status of digital output 45. (See https://oxer.org/l/O/Module Type for different output configurations).	1 = Active State 0 = Inactive State
13	DO_46	Digital output 46. Bit flag that shows / controls the status of digital output 46. (See https://oxer.org/lives/nc/46/<a>. (See https://oxer.org/lives/nc/46/<a href="https:/</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>14</td><td>DO_47</td><td>Digital output 47. Bit flag that shows / controls the status of digital output 47. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
15	DO_48	Digital output 48. Bit flag that shows / controls the status of digital output 48. (See <a "="" href="https://own.org/livensessessessessessessessessessessessesse</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>16</td><td>DO_49</td><td>Digital output 49. Bit flag that shows / controls the status of digital output 49. (See <u>I/O Module Type</u> for different output configurations).</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>17</td><td>DO_50</td><td>Digital output 50. Bit flag that shows / controls the status of digital output 50. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
18	DO_51	Digital output 51. Bit flag that shows / controls the status of digital output 51. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
19	DO_52	Digital output 52. Bit flag that shows / controls the status of digital output 52. (See <a href="https://dwww.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>20</td><td>DO_53</td><td>Digital output 53. Bit flag that shows / controls the status of digital output 53. (See <a href=" https:="" livensessessessessessessessessessessessesse<="" own.org="" td=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
21	DO_54	Digital output 54. Bit flag that shows / controls the status of digital output 54. (See <a dwww.ncbe.ncbe.new.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe<="" href="https://dwww.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.nlm.new.ncbe.new.new.new.new.new.new.new.new.new.ne</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>22</td><td>DO_55</td><td>Digital output 55. Bit flag that shows / controls the status of digital output 55. (See <td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
23	DO_56	Digital output 56. Bit flag that shows / controls the status of digital output 56. (See L/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
24	DO_57	Digital output 57. Bit flag that shows / controls the status of digital output 57. (See <a 10.1007="" <="" doi.org="" href="https://own.org/livensessessessessessessessessessessessesse</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>25</td><td>DO_58</td><td>Digital output 58. Bit flag that shows / controls the status of digital output 58. (See <td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
26	DO_59	Digital output 59. Bit flag that shows / controls the status of digital output 59. (See <a "="" dwww.ncbe.nib.gov="" href="https://dwww.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>27</td><td>DO_60</td><td>Digital output 60. Bit flag that shows / controls the status of digital output 60. (See https://dww.ncbe.nib.gov/ (See https://dww.ncbe.nib.gov/ (See https://dww.ncbe.nib.gov/https://dww.ncbe.nib.gov/https://dww.ncbe.nib.gov/https://dww.ncbe.nib.gov/https://dww.ncbe.nib.gov/https://dww.ncbe.nib.gov/https://dww.ncbe.nib.gov/https://dww.ncbe.nib.gov/https://dww.n	1 = Active State 0 = Inactive State

28 DO_61	Digital output 61. Bit flag that shows / controls the status of digital output 61. (See <a href="https://own.org/livensessessessessessessessessessessessesse</th><th>1 = Active State
0 = Inactive State</th></tr><tr><td>29 DO_62</td><td>Digital output 62. Bit flag that shows / controls the status of digital output 62. (See I/O Module Type for different output configurations). <td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
30 DO_63	Digital output 63. Bit flag that shows / controls the status of digital output 63. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
31 DO_64	Digital output 64. Bit flag that shows / controls the status of digital output 64. (See	

Register 4454 - Digital Output 2 Low
Register 4454 is a 16-bit register that contains bit flags to control digital outputs DO_33 to DO_48.
The bit functions for register 4454 are as follows.

Bit	Name	Description	Function
0	DO_33	Digital output 33. Bit flag that shows / controls the status of digital output 33. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
1	DO_34	Digital output 34. Bit flag that shows / controls the status of digital output 34. (See <a href="https://linear.com/linea</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>2</td><td>DO_35</td><td>Digital output 35. Bit flag that shows / controls the status of digital output 35. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
3	DO_36	Digital output 36. Bit flag that shows / controls the status of digital output 36. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
4	DO_37	Digital output 37. Bit flag that shows / controls the status of digital output 37. (See <a href="https://linear.google.com/linear.google.c</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>5</td><td>DO_38</td><td>Digital output 38. Bit flag that shows / controls the status of digital output 38. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
6	DO_39	Digital output 39. Bit flag that shows / controls the status of digital output 39. (See <a href=" https:="" td="" www.ncbe.new<=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
7	DO_40	Digital output 40. Bit flag that shows / controls the status of digital output 40. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
8	DO_41	Digital output 41. Bit flag that shows / controls the status of digital output 41. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
9	DO_42	Digital output 42. Bit flag that shows / controls the status of digital output 42. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
10	DO_43	Digital output 43. Bit flag that shows / controls the status of digital output 43. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
11	DO_44	Digital output 44. Bit flag that shows / controls the status of digital output 44. (See <a href=" https:="" td="" www.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe.ncbe<=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State

12 DO_45	Digital output 45. Bit flag that shows / controls the status of digital output 45. (See <a 10.1007="" doi.org="" href="https://own.org/livensessessessessessessessessessessessesse</th><th>1 = Active State
0 = Inactive State</th></tr><tr><td>13 DO_46</td><td>Digital output 46. Bit flag that shows / controls the status of digital output 46. (See J/O Module Type for different output configurations). <td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
14 DO_47	Digital output 47. Bit flag that shows / controls the status of digital output 47. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
15 DO_48	Digital output 48. Bit flag that shows / controls the status of digital output 48. (See	

Register 4455 - Digital Output 2 High
Register 4455 is a 16-bit register that contains bit flags to control digital outputs DO_49 to DO_64.
The bit functions for register 4455 are as follows.

Bit	Name	Description	Function
0	DO_49	Digital output 49. Bit flag that shows / controls the status of digital output 49. (See <a href=" https:="" td="" www.ncbe.new<=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
1	DO_50	Digital output 50. Bit flag that shows / controls the status of digital output 50. (See $\underline{\text{I/O Module Type}}$ for different output configurations).	1 = Active State 0 = Inactive State
2	DO_51	Digital output 51. Bit flag that shows / controls the status of digital output 51. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
3	DO_52	Digital output 52. Bit flag that shows / controls the status of digital output 52. (See $\underline{\text{I/O Module Type}}$ for different output configurations).	1 = Active State 0 = Inactive State
4	DO_53	Digital output 53. Bit flag that shows / controls the status of digital output 53. (See <a href="https://linear.com/linea</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>5</td><td>DO_54</td><td>Digital output 54. Bit flag that shows / controls the status of digital output 54. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
6	DO_55	Digital output 55. Bit flag that shows / controls the status of digital output 55. (See $\underline{\text{I/O Module Type}}$ for different output configurations).	1 = Active State 0 = Inactive State
7	DO_56	Digital output 56. Bit flag that shows / controls the status of digital output 56. (See $\underline{\text{I/O Module Type}}$ for different output configurations).	1 = Active State 0 = Inactive State
8	DO_57	Digital output 57. Bit flag that shows / controls the status of digital output 57. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
9	DO_58	Digital output 58. Bit flag that shows / controls the status of digital output 58. (See <a href="https://linear.com/linea</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>10</td><td>DO_59</td><td>Digital output 59. Bit flag that shows / controls the status of digital output 59. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
11	DO_60	Digital output 60. Bit flag that shows / controls the status of digital output 60. (See	

12 DO_61	Digital output 61. Bit flag that shows / controls the status of digital output 61. (See <u>I/O Module Type</u> for different output configurations).	1 = Active State 0 = Inactive State
13 DO_62	Digital output 62. Bit flag that shows / controls the status of digital output 62. (See <u>I/O Module Type</u> for different output configurations).	1 = Active State 0 = Inactive State
14 DO_63	Digital output 63. Bit flag that shows / controls the status of digital output 63. (See L/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
15 DO_64	Digital output 64. Bit flag that shows / controls the status of digital output 64. (See <u>I/O Module Type</u> for different output configurations).	1 = Active State 0 = Inactive State

Register 4456 - Digital Output 3 Low

Register 4456 is a 16-bit register that contains bit flags to control digital outputs DO_65 to DO_80. The bit functions for register 4456 are as follows.

Bit	Name	Description	Function
0	DO_65	Digital output 65. Bit flag that shows / controls the status of digital output 65. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
1	DO_66	Digital output 66. Bit flag that shows / controls the status of digital output 66. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
2	DO_67	Digital output 67. Bit flag that shows / controls the status of digital output 67. (See <a doi.org="" href="https://doi.org/li> <a href=" https:<="" th=""><th>1 = Active State 0 = Inactive State</th>	1 = Active State 0 = Inactive State
3	DO_68	Digital output 68. Bit flag that shows / controls the status of digital output 68. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
4	DO_69	Digital output 69. Bit flag that shows / controls the status of digital output 69. (See <a href="https://own.org/livensessessessessessessessessessessessesse</th><th>1 = Active State
0 = Inactive State</th></tr><tr><th>5</th><th>DO_70</th><th>Digital output 70. Bit flag that shows / controls the status of digital output 70. (See <a href=" https:="" linea<="" linear.com="" th=""><th>1 = Active State 0 = Inactive State</th>	1 = Active State 0 = Inactive State
6	DO_71	Digital output 71. Bit flag that shows / controls the status of digital output 71. (See <a "="" href="https://linear.com/linea</th><th>1 = Active State
0 = Inactive State</th></tr><tr><th>7</th><th>DO_72</th><th>Digital output 72. Bit flag that shows / controls the status of digital output 72. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
8	DO_73	Digital output 73. Bit flag that shows / controls the status of digital output 73. (See <a href="https://own.org/livensessessessessessessessessessessessesse</th><th>1 = Active State
0 = Inactive State</th></tr><tr><th>9</th><th>DO_74</th><th>Digital output 74. Bit flag that shows / controls the status of digital output 74. (See <a href=" https:="" linea<="" linear.com="" th=""><th>1 = Active State 0 = Inactive State</th>	1 = Active State 0 = Inactive State
10	DO_75	Digital output 75. Bit flag that shows / controls the status of digital output 75. (See <a "="" href="https://www.ivon.org/lines.com/lines.co</th><th>1 = Active State
0 = Inactive State</th></tr><tr><th>11</th><th>DO_76</th><th>Digital output 76. Bit flag that shows / controls the status of digital output 76. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State

12 DO_77	Digital output 77. Bit flag that shows / controls the status of digital output 77. (See <u>I/O Module Type</u> for different output configurations).	1 = Active State 0 = Inactive State
13 DO_78	Digital output 78. Bit flag that shows / controls the status of digital output 78. (See <u>I/O Module Type</u> for different output configurations).	1 = Active State 0 = Inactive State
14 DO_79	Digital output 79. Bit flag that shows / controls the status of digital output 79. (See L/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
15 DO_80	Digital output 80. Bit flag that shows / controls the status of digital output 80. (See <u>I/O Module Type</u> for different output configurations)	1 = Active State 0 = Inactive State

Register 4457 - Digital Output 3 High
Register 4457 is a 16-bit register that contains bit flags to control digital outputs DO_81 to DO_96.
The bit functions for register 4457 are as follows.

Bit	Name	Description	Function
0	DO_81	Digital output 81. Bit flag that shows / controls the status of digital output 81. (See <a href=" https:="" td="" www.ncbe.new<=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
1	DO_82	Digital output 82. Bit flag that shows / controls the status of digital output 82. (See $\underline{\text{I/O Module Type}}$ for different output configurations).	1 = Active State 0 = Inactive State
2	DO_83	Digital output 83. Bit flag that shows / controls the status of digital output 83. (See $\underline{\text{I/O Module Type}}$ for different output configurations).	1 = Active State 0 = Inactive State
3	DO_84	Digital output 84. Bit flag that shows / controls the status of digital output 84. (See <a href="https://linear.google.com/linear.google.c</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>4</td><td>DO_85</td><td>Digital output 85. Bit flag that shows / controls the status of digital output 85. (See <a href=" https:="" linea<="" linear.com="" td=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
5	DO_86	Digital output 86. Bit flag that shows / controls the status of digital output 86. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
6	DO_87	Digital output 87. Bit flag that shows / controls the status of digital output 87. (See <a href="https://linear.google.com/linear.google.c</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>7</td><td>DO_88</td><td>Digital output 88. Bit flag that shows / controls the status of digital output 88. (See <math></math> I/O <math></math> Module <math></math> Type for different output configurations).</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>8</td><td>DO_89</td><td>Digital output 89. Bit flag that shows / controls the status of digital output 89. (See <a href="https://www.ncbe.new</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>9</td><td>DO_90</td><td>Digital output 90. Bit flag that shows / controls the status of digital output 90. (See <math>\underline{\text{I/O Module Type}}</math> for different output configurations).</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>10</td><td>DO_91</td><td>Digital output 91. Bit flag that shows / controls the status of digital output 91. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
11	DO_92	Digital output 92. Bit flag that shows / controls the status of digital output 92. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State

12 DO_93	Digital output 93. Bit flag that shows / controls the status of digital output 93. (See $\underline{\text{I/O Module Type}}$ for different output configurations).	1 = Active State 0 = Inactive State
13 DO_94	Digital output 94. Bit flag that shows / controls the status of digital output 94. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State
14 DO_95	Digital output 95. Bit flag that shows / controls the status of digital output 95. (See $\underline{\text{I/O Module Type}}$ for different output configurations).	1 = Active State 0 = Inactive State
15 DO_96	Digital output 96. Bit flag that shows / controls the status of digital output 96. (See I/O Module Type for different output configurations).	1 = Active State 0 = Inactive State

See also

Digital Read Only

See Register 8430 I/O Module Type

Internal Digital Outputs

Modbus Digital Outputs

2.8.4 External Digital Inputs

Digital Input Registers

The following registers provide read access to the digital input pins on the 16/16 IO expansion modules. Access can be gained via 32 bit registers or via 16 bit registers for use with Modbus. These registers are designed to be accessed via the serial ports or a macro, and require one or more 16/16 IO expansion modules to be connected to the controller.

Name	Description	Symbol Type	Register Number	Memory Type
DIGITAL_IN	32 bit read only register with bit flags for digital inputs DI_1 to DI_32 on multi I/O modules	U_32	251	RAM
DIGITAL_IN_LOW	16 bit read only register with bit flags for digital inputs DI_1 to DI_16 on multi I/O modules.	U_16	4458	RAM
DIGITAL_IN_HIGH	16 bit read only register with bit flags for digital inputs DI_17 to DI_32 on multi I/O modules.	U_16	4459	RAM
DIGITAL_IN2	32 bit read only register with bit flags for digital inputs DI_33 to DI_64 on multi I/O modules	U_32	255	RAM
DIGITAL_IN2_LOW	16 bit read only register with bit flags for digital inputs DI_33 to DI_48 on multi I/O modules.	U_16	4460	RAM
DIGITAL_IN2_HIGH	16 bit read only register with bit flags for digital inputs DI_49 to DI_64 on multi I/O modules.	U_16	4461	RAM
DIGITAL_IN3_LOW	16 bit read only register with bit flags for digital inputs DI_65 to DI_80 on multi I/O modules.	U_16	4462	RAM
DIGITAL_IN3_HIGH	16 bit read only register with bit flags for digital inputs DI_81 to DI_96 on multi I/O modules.	U_16	4463	RAM

Note: $\hbox{DIGITAL_IN3_LOW and DIGITAL_IN3_HIGH do not have an associated 32 bit register. }$

Register 251 - Digital Input

Register 251 is a 32-bit read only register that contains bit flags to read up to 32 digital inputs. It is designed to be used with a macro and requires one or more 16/16 IO expansion modules to be connected to the controller. The bit functions for register 251 are as follows:

Bit	Name	Description	Function
0	DI_1	Digital input 1. Read only bit flag that shows the status of digital input 1. (See <a href="https://www.loop.ncbi.nlm.nc</td><td>1 = Active State
0 = Inactive State</td></tr><tr><th>1</th><td>DI_2</td><td>Digital input 2. Read only bit flag that shows the status of digital input 2. (See I/O Module Type for different input configurations).	1 = Active State 0 = Inactive State
2	DI_3	Digital input 3. Read only bit flag that shows the status of digital input 3. (See $\underline{\text{I/O Module Type}}$ for different input configurations).	1 = Active State 0 = Inactive State
3	DI_4	Digital input 4. Read only bit flag that shows the status of digital input 4. (See <a href="https://linear.org</td><td>1 = Active State
0 = Inactive State</td></tr><tr><th>4</th><td>DI_5</td><td>Digital input 5. Read only bit flag that shows the status of digital input 5. (See <u>I/O Module Type</u> for different input configurations).</td><td>1 = Active State
0 = Inactive State</td></tr><tr><th>5</th><td>DI_6</td><td>Digital input 6. Read only bit flag that shows the status of digital input 6. (See <u>I/O Module Type</u> for different input configurations).</td><td>1 = Active State
0 = Inactive State</td></tr><tr><th>6</th><td>DI_7</td><td>Digital input 7. Read only bit flag that shows the status of digital input 7. (See <a href=" https:="" li<="" linear.google.com="" td=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
7	DO_8	Digital input 8. Read only bit flag that shows the status of digital input 8. (See I/O Module Type for different input configurations).	1 = Active State 0 = Inactive State
8	DI_9	Digital input 9. Read only bit flag that shows the status of digital input 9. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
9	DI_10	Digital input 10. Read only bit flag that shows the status of digital input 10. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
10	DI_11	Digital input 11. Read only bit flag that shows the status of digital input 11. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
11	DI_12	Digital input 12. Read only bit flag that shows the status of digital input 12. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
12	DI_13	Digital input 13. Read only bit flag that shows the status of digital input 13. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
13	DI_14	Digital input 14. Read only bit flag that shows the status of digital input 14. (See <u>I/O Module Type</u> for different input configurations).	
14	DI_15	Digital input 15. Read only bit flag that shows the status of digital input 15. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
15	DI_16	Digital input 16. Read only bit flag that shows the status of digital input 16. (See <u>I/O Module Type</u> for different input configurations).	
16	DI_17	Digital input 17. Read only bit flag that shows the status of digital input 17. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
17	DI_18	Digital input 18. Read only bit flag that shows the status of digital input 18. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
18	DI_19	Digital input 19. Read only bit flag that shows the status of digital input 19. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
19	DI_20	Digital input 20. Read only bit flag that shows the status of digital input 20. (See $\underline{I/O\ Module\ Type}$ for different input configurations). on the second $\underline{16/16\ multi-I/O\ module}$ (1 = output active).	1 = Active State 0 = Inactive State

20	DI_21	Digital input 21. Read only bit flag that shows the status of digital input 21. (See $\underline{I/O\ Module\ Type}$ for different input configurations). on the second 16/16 multi-I/O module (1 = output active).	1 = Active State 0 = Inactive State
21	DI_22	Digital input 22. Read only bit flag that shows the status of digital input 22. (See $\underline{I/O\ Module\ Type}$ for different input configurations). on the second $16/16\ multi-I/O\ module\ (1 = output\ active)$.	1 = Active State 0 = Inactive State
22	DI_23	Digital input 23. Read only bit flag that shows the status of digital input 23. (See $\underline{\text{I/O Module Type}}$ for different input configurations).	1 = Active State 0 = Inactive State
23	DI_24	Digital input 24. Read only bit flag that shows the status of digital input 24. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
24	DI_25	Digital input 25. Read only bit flag that shows the status of digital input 25. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
25	DI_26	Digital input 26. Read only bit flag that shows the status of digital input 26. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
26	DI_27	Digital input 27. Read only bit flag that shows the status of digital input 27. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
27	DI_28	Digital input 28. Read only bit flag that shows the status of digital input 28. (See Module Type for different input configurations).	1 = Active State 0 = Inactive State
28	DI_29	Digital input 29. Read only bit flag that shows the status of digital input 29. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
29	DI_30	Digital input 30. Read only bit flag that shows the status of digital input 30. (See Module Type for different input configurations).	1 = Active State 0 = Inactive State
30	DI_31	Digital input 31. Read only bit flag that shows the status of digital input 31. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
31	DI_32	Digital input 32. Read only bit flag that shows the status of digital input 32. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State

Register 4458 - Digital Input Low

Register 4458 is a 16-bit read only register that contains bit flags to read digital inputs DI_1 to DI_16. It is designed to be used with a macro and requires one or more 16/16 IO expansion modules to be connected to the controller. The bit functions for register 4458 are as follows:

Bit	Name	Description	Function
0	DI_1	Digital input 1. Read only bit flag that shows the status of digital input 1. (See <a href="https://www.nc.nip.edu/loop.no.nip</td><td>1 = Active State
0 = Inactive State</td></tr><tr><th>1</th><td>DI_2</td><td>Digital input 2. Read only bit flag that shows the status of digital input 2. (See <a href=" https:="" linear.org="" linear.org<="" td=""><td>1 = Active State 0 = Inactive State</td>	1 = Active State 0 = Inactive State
2	DI_3	Digital input 3. Read only bit flag that shows the status of digital input 3. (See	

4	DI_5	Digital input 5. Read only bit flag that shows the status of digital input 5. (See $\underline{I/O}$ Module Type for different input configurations). on the first 16/16 multi-I/O module (1 = output active).	1 = Active State 0 = Inactive State
5	DI_6	Digital input 6. Read only bit flag that shows the status of digital input 6. (See $\underline{I/O}$ Module \underline{Type} for different input configurations). on the first 16/16 multi-I/O module (1 = output active).	1 = Active State 0 = Inactive State
6	DI_7	Digital input 7. Read only bit flag that shows the status of digital input 7. (See $\underline{I/O}$ Module \underline{Type} for different input configurations). on the first 16/16 multi-I/O module (1 = output active).	1 = Active State 0 = Inactive State
7	DO_8	Digital input 8. Read only bit flag that shows the status of digital input 8. (See I/O Module Type for different input configurations).	1 = Active State 0 = Inactive State
8	DI_9	Digital input 9. Read only bit flag that shows the status of digital input 9. (See I/O Module Type for different input configurations).	1 = Active State 0 = Inactive State
9	DI_10	Digital input 10. Read only bit flag that shows the status of digital input 10. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
10	DI_11	Digital input 11. Read only bit flag that shows the status of digital input 11. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
11	DI_12	Digital input 12. Read only bit flag that shows the status of digital input 12. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
12	DI_13	Digital input 13. Read only bit flag that shows the status of digital input 13. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
13	DI_14	Digital input 14. Read only bit flag that shows the status of digital input 14. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
14	DI_15	Digital input 15. Read only bit flag that shows the status of digital input 15. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
15	DI_16	Digital input 16. Read only bit flag that shows the status of digital input 16. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State

Register 4459 - Digital Input High

Register 4459 is a 16-bit read only register that contains bit flags to read digital inputs DI_17 to DI_32. It is designed to be used with a macro and requires one or more 16/16 IO expansion modules to be connected to the controller. The bit functions for register 4459 are as follows:

Bit	Name	Description	Function
0	DI_17	Digital input 17. Read only bit flag that shows the status of digital input 17. (See <u>I/O Module Type</u> for different input configurations).	
1	DI_18	Digital input 18. Read only bit flag that shows the status of digital input 18. (See <u>I/O Module Type</u> for different input configurations).	
2	DI_19	Digital input 19. Read only bit flag that shows the status of digital input 19. (See <u>I/O Module Type</u> for different input configurations).	
3	DI_20	Digital input 20. Read only bit flag that shows the status of digital input 20. (See <u>I/O Module Type</u> for different input configurations).	

4	DI_21	Digital input 21. Read only bit flag that shows the status of digital input 21. (See $$ I/O Module Type for different input configurations).	1 = Active State 0 = Inactive State
5	DI_22	Digital input 22. Read only bit flag that shows the status of digital input 22. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
6	DI_23	Digital input 23. Read only bit flag that shows the status of digital input 23. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
7	DI_24	Digital input 24. Read only bit flag that shows the status of digital input 24. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
8	DI_25	Digital input 25. Read only bit flag that shows the status of digital input 25. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
9	DI_26	Digital input 26. Read only bit flag that shows the status of digital input 26. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
10	DI_27	Digital input 27. Read only bit flag that shows the status of digital input 27. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
11	DI_28	Digital input 28. Read only bit flag that shows the status of digital input 28. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
12	DI_29	Digital input 29. Read only bit flag that shows the status of digital input 29. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
13	DI_30	Digital input 30. Read only bit flag that shows the status of digital input 30. (See $$ I/O Module Type for different input configurations).	1 = Active State 0 = Inactive State
14	DI_31	Digital input 31. Read only bit flag that shows the status of digital input 31. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
15	DI_32	Digital input 32. Read only bit flag that shows the status of digital input 32. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State

Register 255 – Digital Input Register #2
Register 255 is a 32-bit read only register that contains bit flags to read up to 32 digital inputs. It is designed to be used with a macro and requires three IO expansion modules to be connected to the controller. The bit functions for register 255 are as follows:

Bit	Name	Description	Function
0	DI_33	Digital input 33. Read only bit flag that shows the status of digital input 33. (See $\underline{I/O\ Module\ Type}$ for different input configurations).	1 = Active State 0 = Inactive State
1	DI_34	Digital input 34. Read only bit flag that shows the status of digital input 34. (See $$ I/O Module Type for different input configurations).	1 = Active State 0 = Inactive State
2	DI_35	Digital input 35. Read only bit flag that shows the status of digital input 35. (See $$ I/O Module Type for different input configurations).	
3	DI_36	Digital input 36. Read only bit flag that shows the status of digital input 36. (See I/O Module Type for different input configurations).	1 = Active State 0 = Inactive State

4	DI_37	Digital input 37. Read only bit flag that shows the status of digital input 37. (See <u>I/O Module Type</u> for different input configurations).	
5	DI_38	Digital input 38. Read only bit flag that shows the status of digital input 38. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
6	DI_39	Digital input 39. Read only bit flag that shows the status of digital input 39. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
7	DO_40	Digital input 40. Read only bit flag that shows the status of digital input 40. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
8	DI_41	Digital input 41. Read only bit flag that shows the status of digital input 41. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
9	DI_42	Digital input 42. Read only bit flag that shows the status of digital input 42. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
10	DI_43	Digital input 43. Read only bit flag that shows the status of digital input 43. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
11	DI_44	Digital input 44. Read only bit flag that shows the status of digital input 44. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
12	DI_45	Digital input 45. Read only bit flag that shows the status of digital input 45. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
13	DI_46	Digital input 46. Read only bit flag that shows the status of digital input 46. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
14	DI_47	Digital input 47. Read only bit flag that shows the status of digital input 47. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
15	DI_48	Digital input 48. Read only bit flag that shows the status of digital input 48. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
16	DI_49	Digital input 49. Read only bit flag that shows the status of digital input 49. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
17	DI_50	Digital input 50. Read only bit flag that shows the status of digital input 50. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
18	DI_51	Digital input 51. Read only bit flag that shows the status of digital input 51. (See <u>I/O Module Type</u> for different input configurations).	
19	DI_52	Digital input 52. Read only bit flag that shows the status of digital input 52. (See <u>I/O Module Type</u> for different input configurations).	
20	DI_53	Digital input 53. Read only bit flag that shows the status of digital input 53. (See I/O Module Type for different input configurations).	1 = Active State 0 = Inactive State
21	DI_54	Digital input 54. Read only bit flag that shows the status of digital input 54. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
22	DI_55	Digital input 55. Read only bit flag that shows the status of digital input 55. (See <u>I/O Module Type</u> for different input configurations).	1 = Active State 0 = Inactive State
23	DI_56	Digital input 56. Read only bit flag that shows the status of digital input 56. (See <u>I/O Module Type</u> for different input configurations).	

24	DI_57	Digital input 57. Read only bit flag that shows the status of digital input 57. (See $$ I/O Module Type for different input configurations).	1 = Active State 0 = Inactive State
25	DI_58	Digital input 58. Read only bit flag that shows the status of digital input 58. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
26	DI_59	Digital input 59. Read only bit flag that shows the status of digital input 59. (See $\underline{\text{I/O Module Type}}$ for different input configurations).t.	1 = Active State 0 = Inactive State
27	DI_60	Digital input 60. Read only bit flag that shows the status of digital input 60. (See $$ I/O Module Type for different input configurations).	1 = Active State 0 = Inactive State
28	DI_61	Digital input 61. Read only bit flag that shows the status of digital input 61. (See $$ I/O Module Type for different input configurations).	1 = Active State 0 = Inactive State
29	DI_62	Digital input 62. Read only bit flag that shows the status of digital input 62. (See $\underline{\text{I/O Module Type}}$ for different input configurations).t.	1 = Active State 0 = Inactive State
30	DI_63	Digital input 63. Read only bit flag that shows the status of digital input 63. (See $$ I/O Module Type for different input configurations).	1 = Active State 0 = Inactive State
31	DI_64	Digital input 64. Read only bit flag that shows the status of digital input 64. (See <u>I/O Module Type</u> for different input configurations)	

Register 4460 - Digital Input 2 Low

Register 4460 is a 16-bit read only register that contains bit flags to read digital inputs DI_33 to DI_48. It is designed to be used with a macro and requires one or more 16/16 IO expansion modules to be connected to the controller. The bit functions for register 4460 are as follows:

Bit	Name	Description	Function
0	DI_33	Digital input 33. Read only bit flag that shows the status of digital input 33. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
1	DI_34	Digital input 34. Read only bit flag that shows the status of digital input 34. (See <u>I/O Module Type</u> for different input configurations)	
2	DI_35	Digital input 35. Read only bit flag that shows the status of digital input 35. (See I/O Module Type for different input configurations)	
3	DI_36	Digital input 36. Read only bit flag that shows the status of digital input 36. (See I/O Module Type for different input configurations)	
4	DI_37	Digital input 37. Read only bit flag that shows the status of digital input 37. (See <u>I/O Module Type</u> for different input configurations)	
5	DI_38	Digital input 38. Read only bit flag that shows the status of digital input 38. (See <u>I/O Module Type</u> for different input configurations).	
6	DI_39	Digital input 39. Read only bit flag that shows the status of digital input 39. (See <u>I/O Module Type</u> for different input configurations)	
7	DO_40	Digital input 40. Read only bit flag that shows the status of digital input 40. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State

8	DI_41	Digital input 41. Read only bit flag that shows the status of digital 1 = Active State input 41. (See <u>I/O Module Type</u> for different input configurations) 0 = Inactive State
9	DI_42	Digital input 42. Read only bit flag that shows the status of digital 1 = Active State input 42. (See <u>I/O Module Type</u> for different input configurations) 0 = Inactive State
10	DI_43	Digital input 43. Read only bit flag that shows the status of digital $1 = $ Active State input 43. (See $1/0$ Module Type for different input configurations) $0 = $ Inactive State
11	DI_44	Digital input 44. Read only bit flag that shows the status of digital 1 = Active State input 44. (See <u>I/O Module Type</u> for different input configurations) 0 = Inactive State
12	DI_45	Digital input 45. Read only bit flag that shows the status of digital 1 = Active State input 45. (See <u>I/O Module Type</u> for different input configurations) 0 = Inactive State
13	DI_46	Digital input 46. Read only bit flag that shows the status of digital $1 = $ Active State input 46. (See $\underline{I/O \text{ Module Type}}$ for different input configurations) $0 = $ Inactive State
14	DI_47	Digital input 47. Read only bit flag that shows the status of digital 1 = Active State input 47. (See <u>I/O Module Type</u> for different input configurations) 0 = Inactive State
15	DI_48	Digital input 48. Read only bit flag that shows the status of digital 1 = Active State input 48. (See <u>I/O Module Type</u> for different input configurations) 0 = Inactive State

Register 4461 - Digital Input 2 High

Register 4461 is a 16-bit read only register that contains bit flags to read digital inputs DI_49 to DI_64. It is designed to be used with a macro and requires one or more 16/16 IO expansion modules to be connected to the controller. The bit functions for register 4461 are as follows:

Bit	Name	Description	Function
0	DI_49	Digital input 49. Read only bit flag that shows the status of digital input 49. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
1	DI_50	Digital input 50. Read only bit flag that shows the status of digital input 50. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
2	DI_51	Digital input 51. Read only bit flag that shows the status of digital input 51. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
3	DI_52	Digital input 52. Read only bit flag that shows the status of digital input 52. (See $$ I/O Module Type for different input configurations).	
4	DI_53	Digital input 53. Read only bit flag that shows the status of digital input 53. (See <u>I/O Module Type</u> for different input configurations)	
5	DI_54	Digital input 54. Read only bit flag that shows the status of digital input 54. (See <u>I/O Module Type</u> for different input configurations)	
6	DI_55	Digital input 55. Read only bit flag that shows the status of digital input 55. (See $\underline{\text{I/O Module Type}}$ for different input configurations).	1 = Active State 0 = Inactive State
7	DI_56	Digital input 56. Read only bit flag that shows the status of digital input 56. (See $$ I/O Module Type for different input configurations).	
8	DI_57	Digital input 57. Read only bit flag that shows the status of digital input 57. (See <u>I/O Module Type</u> for different input configurations)	
9	DI_58	Digital input 58. Read only bit flag that shows the status of digital input 58. (See <u>I/O Module Type</u> for different input configurations)	
10	DI_59	Digital input 59. Read only bit flag that shows the status of digital input 59. (See <u>I/O Module Type</u> for different input configurations)	
11	DI_60	Digital input 60. Read only bit flag that shows the status of digital input 60. (See <u>I/O Module Type</u> for different input configurations)	

12 DI_61	Digital input 61. Read only bit flag that shows the status of digital $1 = $ Active State input 61. (See $\underline{I/O Module Type}$ for different input configurations) $0 = $ Inactive State
13 DI_62	Digital input 62. Read only bit flag that shows the status of digital $1 = $ Active State input 62. (See $\underline{I/O Module Type}$ for different input configurations) $0 = $ Inactive State
14 DI_63	Digital input 63. Read only bit flag that shows the status of digital $1 = $ Active State input 63. (See $\underline{I/O Module Type}$ for different input configurations) $0 = $ Inactive State
15 DI_64	Digital input 64. Read only bit flag that shows the status of digital 1 = Active State input 64. (See I/O Module Type for different input configurations) 0 = Inactive State

Register 4462 - Digital Input 2 Low

Register 4462 is a 16-bit read only register that contains bit flags to read digital inputs DI_65 to DI_80. It is designed to be used with a macro and requires one or more I/O modules to be connected to the controller. The bit functions for register 4462 are as follows:

Bit	Name	Description	Function
0	DI_65	Digital input 65. Read only bit flag that shows the status of digital input 65. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
1	DI_66	Digital input 66. Read only bit flag that shows the status of digital input 66. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
2	DI_67	Digital input 67. Read only bit flag that shows the status of digital input 67. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
3	DI_68	Digital input 68. Read only bit flag that shows the status of digital input 68. (See <u>I/O Module Type</u> for different input configurations)	
4	DI_69	Digital input 69. Read only bit flag that shows the status of digital input 69. (See <u>I/O Module Type</u> for different input configurations)	
5	DI_70	Digital input 70. Read only bit flag that shows the status of digital input 70. (See <u>I/O Module Type</u> for different input configurations)	
6	DI_71	Digital input 71. Read only bit flag that shows the status of digital input 71. (See <u>I/O Module Type</u> for different input configurations)	
7	DO_72	Digital input 72. Read only bit flag that shows the status of digital input 72. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
8	DI_73	Digital input 73. Read only bit flag that shows the status of digital input 473. (See <a "="" href="https://own.org/livensessessessessessessessessessessessesse</td><td>1 = Active State
0 = Inactive State</td></tr><tr><td>9</td><td>DI_74</td><td>Digital input 74. Read only bit flag that shows the status of digital input 74. (See https://oxego.ncbi.nlm.nih.go/ for different input configurations)	1 = Active State 0 = Inactive State
10	DI_75	Digital input 75. Read only bit flag that shows the status of digital input 75. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
11	DI_76	Digital input 76. Read only bit flag that shows the status of digital input 76. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State

12	DI_77	Digital input 77. Read only bit flag that shows the status of digital $1 = $ Active State input 77. (See $\underline{I/O \ Module \ Type}$ for different input configurations) $0 = $ Inactive State
13	DI_78	Digital input 78. Read only bit flag that shows the status of digital 1 = Active State input 78. (See <u>I/O Module Type</u> for different input configurations) 0 = Inactive State
14	DI_79	Digital input 79. Read only bit flag that shows the status of digital $1 = $ Active State input 79. (See $\underline{I/O \text{ Module Type}}$ for different input configurations) $0 = $ Inactive State
15	DI_80	Digital input 80. Read only bit flag that shows the status of digital 1 = Active State input 80. (See <u>I/O Module Type</u> for different input configurations) 0 = Inactive State

Register 4463 - Digital Input 2 High

Register 4463 is a 16-bit read only register that contains bit flags to read digital inputs DI_81 to DI_96. It is designed to be used with a macro and requires one or more I/O modules to be connected to the controller. The bit functions for register 4463 are as follows:

Bit	Name	Description	Function
0	DI_81	Digital input 81. Read only bit flag that shows the status of digital input 81. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
1	DI_82	Digital input 82. Read only bit flag that shows the status of digital input 82. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
2	DI_83	Digital input 83. Read only bit flag that shows the status of digital input 83. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
3	DI_84	Digital input 84. Read only bit flag that shows the status of digital input 84. (See <u>I/O Module Type</u> for different input configurations)	
4	DI_85	Digital input 85. Read only bit flag that shows the status of digital input 85. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
5	DI_86	Digital input 86. Read only bit flag that shows the status of digital input 86. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
6	DI_87	Digital input 87. Read only bit flag that shows the status of digital input 87. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
7	DI_88	Digital input 88. Read only bit flag that shows the status of digital input 88. (See $$ I/O Module Type for different input configurations)	
8	DI_89	Digital input 89. Read only bit flag that shows the status of digital input 89. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
9	DI_90	Digital input 90. Read only bit flag that shows the status of digital input 90. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
10	DI_91	Digital input 91. Read only bit flag that shows the status of digital input 91. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
11	DI_92	Digital input 92. Read only bit flag that shows the status of digital input 92. (See $$ I/O Module Type for different input configurations)	1 = Active State 0 = Inactive State
12	DI_93	Digital input 93. Read only bit flag that shows the status of digital input 93. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
13	DI_94	Digital input 94. Read only bit flag that shows the status of digital input 94. (See <u>I/O Module Type</u> for different input configurations)	1 = Active State 0 = Inactive State
14	DI_95	Digital input 95. Read only bit flag that shows the status of digital input 95. (See <u>I/O Module Type</u> for different input configurations)	
15	DI_96	Digital input 96. Read only bit flag that shows the status of digital input 96. (See <u>I/O Module Type</u> for different input configurations)	

See also

<u>Digital Output Register</u>

See Register 8430 I/O Module Type

Modbus Digital Inputs

2.8.5 External Control Inputs

Control Input Register

Register 4103 is a 16-bit read only register that contains bit flags to read the 16 digital control inputs on an external I/O module which has been configured for Define Instruments Ltd. legacy type setpoints (i.e. has internal header inserted on relay I/O module). It is designed to be used with a macro and requires one or more IO expansion modules to be connected to the controller.

Name	Description	Symbol Type	Register Number	Memory Type
CONTROL_INPUT	16 bit read only register with bit flags for I/O modules which are configured for legacy Define Instruments Ltd. Setpoints.	U_16	4103	RAM

The bit functions for register 4103 are as follows:

Bit	Name	Description	Function
0	CI_1	Control input 1. Read only bit flag that shows the status of control input 1 on a legacy I/O module (1 = output active).	1 = Active State 0 = Inactive State
1	CI_2	Control input 2. Read only bit flag that shows the status of control input 2 on a legacy I/O module (1 = output active).	1 = Active State 0 = Inactive State
2	CI_3	Control input 3. Read only bit flag that shows the status of control input 3 on a legacy I/O module (1 = output active).	1 = Active State 0 = Inactive State
3	CI_4	Control input 4. Read only bit flag that shows the status of control input 4 on a legacy I/O module (1 = output active).	1 = Active State 0 = Inactive State
4	CI_5	Control input 5. Read only bit flag that shows the status of control input 5 on the a legacy I/O module (1 = output active).	1 = Active State 0 = Inactive State
5	CI_6	Control input 6. Read only bit flag that shows the status of control input 6 on a legacy I/O module (1 = output active).	1 = Active State 0 = Inactive State
6	CI_7	Control input 7. Read only bit flag that shows the status of control input 7 on a legacy I/O module (1 = output active).	1 = Active State 0 = Inactive State
7	CI_8	Control input 8. Read only bit flag that shows the status of control input 8 on a legacy I/O module (1 = output active).	1 = Active State 0 = Inactive State
8	CI_9	Control input 9. Read only bit flag that shows the status of control input 9 on a legacy I/O module (1 = output active).	1 = Active State 0 = Inactive State
9	CI_10	Control input 10. Read only bit flag that shows the status of control input 10 on a legacy I/O module (1 = output active).	1 = Active State 0 = Inactive State
10	CI_11	Control input 11. Read only bit flag that shows the status of control input 11 on a legacy I/O module (1 = output active).	1 = Active State 0 = Inactive State
11	CI_12	Control input 12. Read only bit flag that shows the status of control input 12 on a legacy I/O module (1 = output active).	1 = Active State 0 = Inactive State
12	CI_13	Control input 13. Read only bit flag that shows the status of control input 13 on a legacy I/O module (1 = output active).	1 = Active State 0 = Inactive State

13	CI_14	Control input 14. Read only bit flag that shows the status of control input 14 on a legacy I/O module (1 = output active).	1 = Active State 0 = Inactive State
14	CI_15	Control input 15. Read only bit flag that shows the status of control input 15 on a legacy I/O module (1 = output active).	1 = Active State 0 = Inactive State
15	CI_16	Control input 16. Read only bit flag that shows the status of control input 16 on a legacy I/O module (1 = output active).	1 = Active State 0 = Inactive State

See Also

Modbus Digital Inputs

Internal Digital Inputs

2.8.6 I/O Module Type

Registers 8429 and 8430 are both 8-bit unsigned registers that show which I/O expansion modules are connected to the Zen16.

Name	Description	Symbol Type	Register Number	Memory Type
LIVE_IO_TYPE	8-bit register that shows the I/O modules currently connected and operating.	U_8	8429	RAM
IO_TYPE	8-bit register that shows the I/O modules set as default plus any new modules detected since power up.	U_8	8430	RAM/EEPROM

Register 8429

Register 8429 is a RAM register that shows the 'live' status of any I/O modules currently connected to the controller.

Register 8430

Register 8430 is a non volatile register that shows the default I/O module setup plus any I/O modules which have been detected on the I/O bus since the last power-on. After power up, register 8430 will default to the last programmed I/O setting, so this will always be the minimum configuration (note factory default is zero). Any new modules that are detected (in addition to the programmed setting) will be shown as well. But note that these will be auto detected at each power up unless a forced write to register 8430 changes the default setting. Writing a value of zero to this register will reset the I/O bus and force it to reallocate all of the I/O again, but this should be followed by a write of the final I/O setting if it is required as the default setting.

Note: A comparison of 8429 & 8430 will show if any I/O modules have failed or somehow dropped out of the I/O loop since the last power up. The PLC should read both of these registers periodically to check on the operating status of all I/O modules. If the two registers are not the same then the PLC may want to show an error message. (See notes above on resetting I/O bus)

The I/O bus is scanned every 4 seconds and registers 8429 & 8430 are updated with the results.

If more than one expansion module is fitted then the number held in registers 8429 & 8430 will be the cumulative total of the options shown in the tables below.

Bit Value	Function
0	No I/O modules detected.
1	First bank of 16 external relay outputs DO_1 - DO_16 and 16 digital inputs DI_1 - DI_16. (Note: if 32/32 IO driver module detected with priority enabled, then these outputs respond to DO_33 - DO_48.)
2	Second bank of 16 external relay outputs DO_17 - DO_32 and 16 digital inputs DI_17 - DI_32. (Note: if 32/32 IO driver module detected with priority enabled, then these outputs respond to DO_49 - DO_64.)
4	Not used at present. (Reserved for future development).
8	Not used at present (Reserved for future development).
16	I/O module fitted which is configured for Advanced Setpoints, 16 control inputs CI_1 to CI_16.
32	First 32/32 IO module detected with low priority . If no relay I/O modules fitted, then outputs DO_1 - DO_32 and inputs DI_1 - DI_32 are used. With 1 relay IO module fitted, outputs DO_17 - DO_48 and inputs DI_17 - DI_48 are used. With 2x relay IO modules fitted, outputs DO_33 - DO_64 and inputs DI_32 - DI_64 are used.
64	Second 32/32 IO module detected. If no relay I/O modules fitted, then outputs DO_33 - DO_64 and inputs DI_33 - DI_64 are used. With 1 relay IO module fitted, outputs DO_49 - DO_80 and inputs DI_49 - DI_80 are used. With 2x relay IO modules fitted, outputs DO_65 - DO_96 and inputs DI_65 - DI_96 are used. Note: Priority setting has no effect on second 32/32 IO module.
128	First 32/32 IO module detected with high priority . Outputs DO_1 - DO_32 and inputs DI_1 - DI_32 are used regardless of how many other modules are fitted. Note: the priority is selected via one of the DIP switches. A high priority is indicated by the "Priority" LED on the top panel of the 32/32 IO module.

Typical I/O module type values for common configurations are shown in the following table.

Data Value	Function
0	No external I/O modules fitted
1	1 x relay I/O module fitted. (16 relays and 16 inputs)
3	2 x relay I/O modules fitted. (32 relays and 32 inputs in total)
16	1 x relay I/O module fitted. (configured for Advanced Setpoints and 16 control inputs)
17	1 x standard relay I/O module fitted (16 outputs and 16 inputs) and 1 x relay I/O module fitted which is configured for $\underline{\text{Advanced Setpoints}}$ and 16 control inputs.
19	2 x standard relay I/O modules fitted (32 outputs and 32 inputs in total) and 1 x relay I/O module fitted which is configured for Advanced Setpoints and 16 control inputs.
32	1 x 32/32 IO module fitted. (32 open collector outputs and 32 inputs)
33	1x relay I/O module fitted and $1x$ $32/32$ IO module fitted. (16 relay outputs, 32 open collector outputs, and 48 inputs in total)
35	2x relay I/O modules fitted and $1x$ $32/32$ IO module fitted. (32 relay outputs, 32 open collector outputs, and 64 inputs in total)
96	2 x 32/32 IO modules fitted. (64 open collector outputs, and 64 inputs in total)
97	1 x relay I/O module fitted and 2 x $32/32$ IO modules fitted. (16 relay outputs, 64 open collector outputs, and 80 inputs in total)
99	2x relay I/O modules fitted and $2x32/32$ IO modules fitted. (32 relay outputs, 64 open collector outputs, and 96 inputs in total)
129	1 x high priority 32/32 IO module fitted and 1 x relay I/O module fitted. (16 relay outputs, 32 open collector outputs, and 48 inputs in total) Note: in this configuration the outputs and inputs on the 32/32 IO module respond to DO_1 - DO_32 and DI_1 - DI_32.

- 131 1 x high priority 32/32 IO module fitted and 2 x relay I/O modules fitted. (32 relay outputs, 32 open collector outputs, and 64 inputs in total)

 Note: in this configuration the outputs and inputs on the 32/32 IO module respond to DO_1 DO_32 and DI_1 DI_32.
- 195 2 x 32/32 IO modules fitted (the first one has **high priority**), and 2 x relay I/O modules fitted. (32 relay outputs, 64 open collector outputs, and 96 inputs in total)
 Note: in this configuration the outputs and inputs on the first high priority 32/32 IO module respond to DO_1 DO_32 and DI_1 DI_32. The outputs and inputs on the second 32/32 IO module respond to DO_65 DO_96 and DI_65 DI_96.

2.8.7 Modbus Digital Outputs

The Zen16 controller supports the following Modbus commands for accessing discrete digital outputs.

Function Code		Description
1	Read coil status	
5	Force single coil	
15	Force multiple coils	

The following table shows a map of all discrete digital outputs that can accessed via the above Modbus commands.

Note: The output numbers shown below are for reference only. These numbers should be decremented by 1 for the coil addresses in the Modbus frame.

Name	Coil Output No.	Description	Туре
RA	1	Relay RA (on board Zen16).	Read/Write
RB	2	Relay RB (on board Zen16).	Read/Write
R3	3	Relay R3 (only available if Zen16 is fitted with optional relay module in channel 3 slot).	Read/Write
R4	4	Relay R4 (only available if Zen16 is fitted with optional relay module in channel 4 slot).	Read/Write
R5	5	Relay R5 (only available if Zen16 is fitted with optional relay module in channel 5 slot).	Read/Write
R6	6	Relay R6 (only available if Zen16 is fitted with optional relay module in channel 6 slot).	Read/Write
R7	7	Relay R7 (only available if Zen16 is fitted with optional relay module in channel 7 slot).	Read/Write
R8	8	Relay R8 (only available if Zen16 is fitted with optional relay module in channel 8 slot).	Read/Write
R9	9	Relay R9 (only available if Zen16 is fitted with optional relay module in channel 9 slot).	Read/Write
R10	10	Relay R10 (only available if Zen16 is fitted with optional relay module in channel 10 slot).	Read/Write
R11	11	Relay R11 (only available if Zen16 is fitted with optional relay module in channel 11 slot).	Read/Write
R12	12	Relay R12 (only available if Zen16 is fitted with optional relay module in channel 12 slot).	Read/Write
R13	13	Relay R13 (only available if Zen16 is fitted with optional relay module in channel 13 slot).	Read/Write
R14	14	Relay R14 (only available if Zen16 is fitted with optional relay module in channel 14 slot).	Read/Write
R15	15	Relay R15 (only available if Zen16 is fitted with optional relay module in channel 15 slot).	Read/Write
R16	16	Relay R16 (only available if Zen16 is fitted with optional relay module in channel 16 slot).	Read/Write

DO_1	17	External digital output DO_1. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DO_1 controls Relay 1 on the ZEN-RIO.	Read/Write
DO_2	18	External digital output DO_2. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DO_2 controls Relay 2 on the ZEN-RIO.	Read/Write
DO_3	19	External digital output DO_3. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DO_3 controls Relay 3 on the ZEN-RIO.	Read/Write
DO_4	20	External digital output DO_4. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DO_4 controls Relay 4 on the ZEN-RIO.	Read/Write
DO_5	21	External digital output DO_5. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DO_5 controls Relay 5 on the ZEN-RIO.	Read/Write
DO_6	22	External digital output DO_6. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DO_6 controls Relay 6 on the ZEN-RIO.	Read/Write
DO_7	23	External digital output DO_7. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DO_7 controls Relay 7 on the ZEN-RIO.	Read/Write
DO_8	24	External digital output DO_8. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DO_8 controls Relay 8 on the ZEN-RIO.	Read/Write
DO_9	25	External digital output DO_9. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DO_9 controls Relay 9 on the ZEN-RIO.	Read/Write
DO_10	26	External digital output DO_10. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DO_10 controls Relay 10 on the ZEN-RIO.	Read/Write
DO_11	27	External digital output DO_11. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DO_11 controls Relay 11 on the ZEN-RIO.	Read/Write
DO_12	28	External digital output DO_12. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DO_12 controls Relay 12 on the ZEN-RIO.	Read/Write
DO_13	29	External digital output DO_13. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DO_13 controls Relay 13 on the ZEN-RIO.	Read/Write
DO_14	30	External digital output DO_14. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DO_14 controls Relay 14 on the ZEN-RIO.	Read/Write
DO_15	31	External digital output DO_15. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DO_15 controls Relay 15 on the ZEN-RIO.	Read/Write
DO_16	32	External digital output DO_16. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DO_16 controls Relay 16 on the ZEN-RIO.	Read/Write
DO_17	33	External digital output DO_17. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DO_17 controls Relay 1 on the second ZEN-RIO.	Read/Write
DO_18	34	External digital output DO_18. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DO_18 controls Relay 2 on the second ZEN-RIO.	Read/Write
DO_19	35	External digital output DO_19. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DO_19 controls Relay 3 on the second ZEN-RIO.	Read/Write
DO_20	36	External digital output DO_20. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DO_20 controls Relay 4 on the second ZEN-RIO.	Read/Write
DO_21	37	External digital output DO_21. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DO_21 controls Relay 5 on the second ZEN-RIO.	Read/Write
DO_22	38	External digital output DO_22. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DO_22 controls Relay 6 on the second ZEN-RIO.	Read/Write
DO_23	39	External digital output DO_23. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DO_23 controls Relay 7 on the second ZEN-RIO.	Read/Write
DO_24	40	External digital output DO_24. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DO_24 controls Relay 8 on the second ZEN-RIO.	Read/Write

DO_25	41	External digital output DO_25. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DO_25 controls Relay 9 on the second ZEN-RIO.	Read/Write
DO_26	42	External digital output DO_26. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DO_26 controls Relay 10 on the second ZEN-RIO.	Read/Write
DO_27	43	External digital output DO_27. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DO_27 controls Relay 11 on the second ZEN-RIO.	Read/Write
DO_28	44	External digital output DO_28. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DO_28 controls Relay 12 on the second ZEN-RIO.	Read/Write
DO_29	45	External digital output DO_29. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DO_29 controls Relay 13 on the second ZEN-RIO.	Read/Write
DO_30	46	External digital output DO_30. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DO_30 controls Relay 14 on the second ZEN-RIO.	Read/Write
DO_31	47	External digital output DO_31. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DO_31 controls Relay 15 on the second ZEN-RIO.	Read/Write
DO_32	48	External digital output DO_32. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DO_32 controls Relay 16 on the second ZEN-RIO.	Read/Write
DO_33 - DO_96	49 - 112	External digital outputs DO_33 - DO_96 are reserved for development of future output modules. However they still exist in the Zen16's RAM and can be used for flags etc.	Read/Write
ASP_1	113	External advanced setpoint output ASP_1. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, ASP_1 controls Relay 1 on the ZEN-RIO.	Read/Write
ASP_2	114	External advanced setpoint output ASP_2. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, ASP_2 controls Relay 2 on the ZEN-RIO.	Read/Write
ASP_3	115	External advanced setpoint output ASP_3. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, ASP_3 controls Relay 3 on the ZEN-RIO.	Read/Write
ASP_4	116	External advanced setpoint output ASP_4. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, ASP_4 controls Relay 4 on the ZEN-RIO.	Read/Write
ASP_5	117	External advanced setpoint output ASP_5. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, ASP_5 controls Relay 5 on the ZEN-RIO.	Read/Write
ASP_6	118	External advanced setpoint output ASP_6. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, ASP_6 controls Relay 6 on the ZEN-RIO.	Read/Write
ASP_7	119	External advanced setpoint output ASP_7. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, ASP_7 controls Relay 7 on the ZEN-RIO.	Read/Write
ASP_8	120	External advanced setpoint output ASP_8. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, ASP_8 controls Relay 8 on the ZEN-RIO.	Read/Write
ASP_9	121	External advanced setpoint output ASP_9. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, ASP_9 controls Relay 9 on the ZEN-RIO.	Read/Write
ASP_10	122	External advanced setpoint output ASP_10. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, ASP_10 controls Relay 10 on the ZEN-RIO.	Read/Write
ASP_11	123	External advanced setpoint output ASP_11. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, ASP_11 controls Relay 11 on the ZEN-RIO.	Read/Write
ASP_12	124	External advanced setpoint output ASP_12. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, ASP_12 controls Relay 12 on the ZEN-RIO.	Read/Write
ASP_13	125	External advanced setpoint output ASP_13. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, ASP_13 controls Relay 13 on the ZEN-RIO.	Read/Write
ASP_14	126	External advanced setpoint output ASP_14. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, ASP_14 controls Relay 14 on the ZEN-RIO.	Read/Write
ASP_15	127	External advanced setpoint output ASP_15. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, ASP_15 controls Relay 15 on the ZEN-RIO.	Read/Write
ASP_16	128	External advanced setpoint output ASP_16. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, ASP_16 controls Relay 16 on the ZEN-RIO.	Read/Write

See Also

Modbus Digital Inputs

Internal Digital Inputs

Internal Digital Outputs

External Digital Inputs

External Digital Outputs

Modbus Mode

2.8.8 Modbus Digital Inputs

The Zen16 controller supports the following Modbus command for accessing discrete digital inputs.

Function Code	Description		
2	Read input switch status		

The following table shows a map of all discrete digital outputs that can accessed via the above Modbus commands.

Note: The input numbers shown below are for reference only. These numbers should be decremented by 1 for the switch addresses in the Modbus frame.

Name	Switch Input No.	Description	Туре
DI A	1	Digital status input DI A (on board Zen16).	Read Only
DI B	2	Digital status input DI B (on board Zen16).	Read Only
DI C	3	Digital status input DI C (on board Zen16).	Read Only
DI D	4	Digital status input DI D (on board Zen16).	Read Only
-	5 - 16	Not used. (Reserved for future development.)	
DI_1	17	External digital input DI_1. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DI_1 reflects the status input DI 1 on the ZEN-RIO.	Read/Write
DI_2	18	External digital input DI_2. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DI_2 reflects the status input DI 2 on the ZEN-RIO.	Read/Write
DI_3	19	External digital input DI $_3$. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DI $_3$ reflects the status input DI 3 on the ZEN-RIO.	Read/Write
DI_4	20	External digital input DI_4. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DI_4 reflects the status input DI 4 on the ZEN-RIO.	Read/Write
DI_5	21	External digital input DI_5. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DI_5 reflects the status input DI 5 on the ZEN-RIO.	Read/Write
DI_6	22	External digital input DI_6. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DI_6 reflects the status input DI 6 on the ZEN-RIO.	Read/Write
DI_7	23	External digital input DI_7. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DI_7 reflects the status input DI 7 on the ZEN-RIO.	Read/Write
DI_8	24	External digital input DI_8. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DI_8 reflects the status input DI 8 on the ZEN-RIO.	Read/Write

DI_9	25	External digital input DI_9. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DI_9 reflects the status input DI 9 on the ZEN-RIO.	Read/Write
DI_10	26	External digital input DI_10. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DI_10 reflects the status input DI 10 on the ZEN-RIO.	Read/Write
DI_11	27	External digital input DI_11. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DI_11 reflects the status input DI 11 on the ZEN-RIO.	Read/Write
DI_12	28	External digital input DI_12. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DI_12 reflects the status input DI 12 on the ZEN-RIO.	Read/Write
DI_13	29	External digital input DI_13. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DI_13 reflects the status input DI 13 on the ZEN-RIO.	Read/Write
DI_14	30	External digital input DI_14. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DI_14 reflects the status input DI 14 on the ZEN-RIO.	Read/Write
DI_15	31	External digital input DI_15. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DI_15 reflects the status input DI 15 on the ZEN-RIO.	Read/Write
DI_16	32	External digital input DI_16. When a ZEN-RIO (with the ASP function disabled) is connected to the Zen16, DI_16 reflects the status input DI 16 on the ZEN-RIO.	Read/Write
DI_17	33	External digital input DI_17. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DI_17 reflects the status input DI 1 on the second ZEN-RIO.	Read/Write
DI_18	34	External digital input DI_18. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DI_18 reflects the status input DI 2 on the second ZEN-RIO.	Read/Write
DI_19	35	External digital input DI_19. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DI_19 reflects the status input DI 3 on the second ZEN-RIO.	Read/Write
DI_20	36	External digital input DI_20. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DI_20 reflects the status input DI 4 on the second ZEN-RIO.	Read/Write
DI_21	37	External digital input DI_21. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DI_21 reflects the status input DI 5 on the second ZEN-RIO.	Read/Write
DI_22	38	External digital input DI_22. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DI_22 reflects the status input DI 6 on the second ZEN-RIO.	Read/Write
DI_23	39	External digital input DI_23. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DI_23 reflects the status input DI 7 on the second ZEN-RIO.	Read/Write
DI_24	40	External digital input DI_24. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DI_24 reflects the status input DI 8 on the second ZEN-RIO.	Read/Write
DI_25	41	External digital input DI_25. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DI_25 reflects the status input DI 9 on the second ZEN-RIO.	Read/Write
DI_26	42	External digital input DI_26. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DI_26 reflects the status input DI 10 on the second ZEN-RIO.	Read/Write
DI_27	43	External digital input DI_27. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DI_27 reflects the status input DI 11 on the second ZEN-RIO.	Read/Write
DI_28	44	External digital input DI_28. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DI_28 reflects the status input DI 12 on the second ZEN-RIO.	Read/Write
DI_29	45	External digital input DI_29. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DI_29 reflects the status input DI 13 on the second ZEN-RIO.	Read/Write
DI_30	46	External digital input DI_30. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DI_30 reflects the status input DI 14 on the second ZEN-RIO.	Read/Write
DI_31	47	External digital input DI_31. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DI_31 reflects the status input DI 15 on the second ZEN-RIO.	Read/Write
DI_32	48	External digital input DI_32. When two ZEN-RIO's (with the ASP function disabled) are connected to the Zen16, DI_32 reflects the status input DI 16 on the second ZEN-RIO.	Read/Write

DI_33 - DI_96	49 - 112	External digital outputs DI_33 - DI_96 are reserved for development of future input modules. However they still exist in the Zen16's RAM and can be used for flags etc.	Read/Write
CI_1	113	External control input CI_1. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, CI_1 reflects the status input DI 1 on the ZEN-RIO.	Read/Write
CI_2	114	External control input CI_2. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, CI_2 reflects the status input DI 2 on the ZEN-RIO.	Read/Write
CI_3	115	External control input CI_3. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, CI_3 reflects the status input DI 3 on the ZEN-RIO.	Read/Write
CI_4	116	External control input CI_4. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, CI_4 reflects the status input DI 4 on the ZEN-RIO.	Read/Write
CI_5	117	External control input CI_5. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, CI_5 reflects the status input DI 5 on the ZEN-RIO.	Read/Write
CI_6	118	External control input CI_6. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, CI_6 reflects the status input DI 6 on the ZEN-RIO.	Read/Write
CI_7	119	External control input CI_7. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, CI_7 reflects the status input DI 7 on the ZEN-RIO.	Read/Write
CI_8	120	External control input CI_8. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, CI_8 reflects the status input DI 8 on the ZEN-RIO.	Read/Write
CI_9	121	External control input CI_9. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, CI_9 reflects the status input DI 9 on the ZEN-RIO.	Read/Write
CI_10	122	External control input CI_10. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, CI_10 reflects the status input DI 10 on the ZEN-RIO.	Read/Write
CI_11	123	External control input CI_11. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, CI_11 reflects the status input DI 11 on the ZEN-RIO.	Read/Write
CI_12	124	External control input CI_12. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, CI_12 reflects the status input DI 12 on the ZEN-RIO.	Read/Write
CI_13	125	External control input CI_13. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, CI_13 reflects the status input DI 13 on the ZEN-RIO.	Read/Write
CI_14	126	External control input CI_14. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, CI_14 reflects the status input DI 14 on the ZEN-RIO.	Read/Write
CI_15	127	External control input CI_15. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, CI_15 reflects the status input DI 15 on the ZEN-RIO.	Read/Write
CI_16	128	External control input CI_16. When a ZEN-RIO (with the ASP function enabled) is connected to the Zen16, CI_16 reflects the status input DI 16 on the ZEN-RIO.	Read/Write

See Also

Modbus Digital Outputs

Internal Digital Inputs

Internal Digital Outputs

External Digital Inputs

External Digital Outputs

Modbus Mode

2.8.9 Additional Relay Output Modules

From firmware version **V0.08.01 onwards**, Zen16 controllers support additional relay output modules which can be fitted in the analogue channel slots in place of analogue input/output modules. It is possible to order your Zen16 in several configurations which may contain combinations of analogue input channels, analogue output channels, and relay output channels (please go to www.defineinstruments.com or contact your Zen16 distributor for order code options).

When the Zen16 detects a relay output module in one of the channel slots, the functions for that channel change from the standard analogue input functions to a relay output function and the 3 pin channel connector now provides a single pole double throw (SPDT) relay contact output.

See also

Additional Analogue Output Modules

Status of Analogue O/P Module

Analog Inputs

2.8.9.1 Relay Output Module

When the Zen16 detects a relay output module in a channel slot, the functions for that channel change from the standard analogue input function to a relay output function and the 3 pin channel connector now provides a single pole double throw (SPDT) relay contact output.

Many of the registers associated with the channel are still valid however for some of them their functionality changes.

The table below shows those existing registers whose functions are changed in analogue output mode.

Name	Description	Symbol Type	Register Numbers	Memory Type
CH1 to CH16	32-bit registers that now hold a status value of 1 or 0 where 1= relay energized and 0=relay deenergized. This status value is sent to the relay output module.	S_32	(Same as input channel registers)	RAM/FLASH
IM_STATUS1 to IM_STATUS16	16-bit unsigned registers that hold the relay output module status for CH1 to CH16. (See Module Status also)	U_16	(Same as input channel registers)	RAM

Note: The information shown above is only valid when the slot for an analogue channel has a relay output module fitted. Although the registers shown above have the same register names and addresses as those shown in the "Analogue Inputs" section, their function changes when a relay output module is fitted in the channel slot.

When an analogue channel slot is fitted with a relay output module, the following registers are used to configure the data source for each relay output. Each register is a 16 bit register which holds a Modbus coil or switch register number. This allows you to associate each relay output with virtually any other discrete input or output in the Zen16. The table below shows the register source values for different discrete inputs and outputs and some special logical OR masks.

Discrete I/O Source Table

Name	Source No.	. Description
RA	1	Relay A (on board Zen16).
RB	2	Relay B (on board Zen16).
R3	3	Relay R3 (only available if Zen16 is fitted with optional relay module in channel 3 slot).
R4	4	Relay R4 (only available if Zen16 is fitted with optional relay module in channel 4 slot).

R5	5	Relay R5 (only available if Zen16 is fitted with optional relay module in channel 5 slot).
R6	6	Relay R6 (only available if Zen16 is fitted with optional relay module in channel 6 slot).
R7	7	Relay R7 (only available if Zen16 is fitted with optional relay module in channel 7 slot).
R8	8	Relay R8 (only available if Zen16 is fitted with optional relay module in channel 8 slot).
R9	9	Relay R9 (only available if Zen16 is fitted with optional relay module in channel 9 slot).
R10	10	Relay R10 (only available if Zen16 is fitted with optional relay module in channel 10 slot).
R11	11	Relay R11 (only available if Zen16is fitted with optional relay module in channel 11 slot).
R12	12	Relay R12 (only available if Zen16 is fitted with optional relay module in channel 12 slot).
R13	13	Relay R13 (only available if Zen16 is fitted with optional relay module in channel 13 slot).
R14	14	Relay R14 (only available if Zen16 is fitted with optional relay module in channel 14 slot).
R15	15	Relay R15 (only available if Zen16 is fitted with optional relay module in channel 15 slot).
R16	16	Relay R16 (only available if Zen16 is fitted with optional relay module in channel 16 slot).
DO_1 to DO_16	17 to 32	Digital outputs 1 to 16 (note: these bits may be used as flags but actual outputs are only available if selected I/O modules are fitted. See I/O Module Type).
DO_17 to DO_32	33 to 48	Digital outputs 17 to 32 (note: these bits may be used as flags but actual outputs are only available if selected I/O modules are fitted. See <u>I/O Module Type</u>).
DO_33 to DO_48	49 to 64	Digital outputs 33 to 48 (note: these bits may be used as flags but actual outputs are only available if selected I/O modules are fitted. See L/O Module Type).
DO_49 to DO_64	65 to 80	Digital outputs 49 to 64 (note: these bits may be used as flags but actual outputs are only available if selected I/O modules are fitted. See I/O Module Type).
DO_65 to DO_80	81 to 96	Digital outputs 65 to 80 (note: these bits may be used as flags but actual outputs are only available if selected I/O modules are fitted. See $\underline{\text{I/O Module Type}}$).
DO_81 to DO_96	97 to 112	Digital outputs 81 to 96 (note: these bits may be used as flags but actual outputs are only available if selected I/O modules are fitted. See I/O Module Type).
ASP_1 to ASP_16	113 to 128	Advanced Setpoint relays 1 to 16 . (note: these bits may be used as flags but actual outputs are only available if selected I/O modules are fitted. See $\frac{\text{I/O Module Type}}{\text{I/O Module Type}}$.
-	129 to 256	Reserved for future development. These should not be used
SP_OR_MASK1	257	Logical OR mask 1 for all 16 advanced setpoint relays 1 to 16.
SP_OR_MASK2	258	Logical OR mask 2 for all 16 advanced setpoint relays 1 to 16.
SP_OR_MASK3	259	Logical OR mask 3 for all 16 advanced setpoint relays 1 to 16.
SP_OR_MASK4	260	Logical OR mask 4 for all 16 advanced setpoint relays 1 to 16.
SP_OR_MASK5	261	Logical OR mask 5 for all 16 advanced setpoint relays 1 to 16.
SP_OR_MASK6	262	Logical OR mask 6 for all 16 advanced setpoint relays 1 to 16.
SP_OR_MASK7	263	Logical OR mask 7 for all 16 advanced setpoint relays 1 to 16.
SP_OR_MASK8	264	Logical OR mask 8 for all 16 advanced setpoint relays 1 to 16.
-	265 to 32768	Reserved for future development. These should not be used
DI A	32769	Digital input A (on board Zen16).
DI B	32770	Digital input B (on board Zen16).
DI C	32771	Digital input C (on board Zen16).
DI_D	32772	Digital input D (on board Zen16).
-	32773 to 32784	Reserved for future development. These should not be used

DI_1 to DI_16	32785 to 32800	Digital inputs 1 to 16 (note: these bits may be used as flags but actual inputs are only available if selected I/O modules are fitted. See I/O Module Type).
DI_17 to DI_32	32801 to 32816	Digital inputs 17 to 32 (note: these bits may be used as flags but actual inputs are only available if selected I/O modules are fitted. See I/O Module Type).
DI_33 to DI_48	32817 to 32832	Digital inputs 33 to 48 (note: these bits may be used as flags but actual inputs are only available if selected I/O modules are fitted. See I/O Module Type).
DI_49 to DI_64	32833 to 32848	Digital inputs 49 to 64 (note: these bits may be used as flags but actual inputs are only available if selected I/O modules are fitted. See I/O Module Type).
DI_65 to DI_80	32849 to 32864	Digital inputs 65 to 80 (note: these bits may be used as flags but actual inputs are only available if selected I/O modules are fitted. See I/O Module Type).
DI_81 to DI_96	32765 to 32880	Digital inputs 81 to 96 (note: these bits may be used as flags but actual inputs are only available if selected I/O modules are fitted. See I/O Module Type).
CI_1 to CI_16	32881 to 32896	Control inputs 1 to 16. (note: these bits may be used as flags but actual inputs are only available if selected I/O modules are fitted. See I/O Module Type).

Note: These same 16 registers are also used when analogue output modules are installed in channel slots, however they point to completely different data sources. With relay modules installed they point to discrete digital data flags. With analogue output modules installed they point to analogue registers that contain integer values. It is possible that a Zen16 may contain a combination of each so it is important check what type of module is occupying a particular channel slot before accessing these registers. The module type can be determined by reading the module ID code.

Name	Description	Symbol Type	Register Number	Memory Type
SLOT1_DATA_SOURCE	16-bit register that points to the data source for CH1 relay output module. NOTE : Only discrete Modbus registers numbers can be used as a data source with a relay output module. (See <u>Discrete I/O Source Table</u> .)	U_16	(<u>same as for</u> <u>analogue</u> <u>output</u>)	RAM/EEPROM
SLOT2_DATA_SOURCE	16-bit register that points to the data source for CH2 relay output module. NOTE : Only discrete Modbus registers numbers can be used as a data source with a relay output module. (See <u>Discrete I/O Source Table</u> .)	U_16	(<u>same as for</u> <u>analogue</u> <u>output</u>)	RAM/EEPROM
SLOT3_DATA_SOURCE	16-bit register that points to the data source for CH3 relay output module. NOTE : Only discrete Modbus registers numbers can be used as a data source with a relay output module. (See <u>Discrete I/O Source Table</u> .)	U_16	(<u>same as for</u> <u>analogue</u> <u>output</u>)	RAM/EEPROM
SLOT4_DATA_SOURCE	16-bit register that points to the data source for CH4 relay output module. NOTE : Only discrete Modbus registers numbers can be used as a data source with a relay output module. (See Discrete I/O Source Table.)	U_16	(same as for analogue output)	RAM/EEPROM
SLOT5_DATA_SOURCE	16-bit register that points to the data source for CH5 relay output module. NOTE : Only discrete Modbus registers numbers can be used as a data source with a relay output module. (See Discrete I/O Source Table.)	U_16	(same as for analogue output)	RAM/EEPROM
SLOT6_DATA_SOURCE	16-bit register that points to the data source for CH6 relay output module. NOTE : Only discrete Modbus registers numbers can be used as a data source with a relay output module. (See <u>Discrete I/O Source Table</u> .)	U_16	(same as for analogue output)	RAM/EEPROM

SLOT7_DATA_SOURCE	16-bit register that points to the data source for CH7 relay output module. NOTE : Only discrete Modbus registers numbers can be used as a data source with a relay output module. (See <u>Discrete I/O Source Table</u> .)	U_16	(same as for analogue output)	I/EEPROM
SLOT8_DATA_SOURCE	16-bit register that points to the data source for CH8 relay output module. NOTE : Only discrete Modbus registers numbers can be used as a data source with a relay output module. (See <u>Discrete I/O Source Table</u> .)	U_16	(same as for analogue output)	I/EEPROM
SLOT9_DATA_SOURCE	16-bit register that points to the data source for CH9 relay output module. NOTE : Only discrete Modbus registers numbers can be used as a data source with a relay output module. (See Discrete I/O Source Table.)	U_16	(same as for analogue output)	I/EEPROM
SLOT10_DATA_SOURCE	16-bit register that points to the data source for CH10 relay output module. NOTE : Only discrete Modbus registers numbers can be used as a data source with a relay output module. (See <u>Discrete I/O Source Table</u> .)	U_16	(same as for analogue output)	N/EEPROM
SLOT11_DATA_SOURCE	16-bit register that points to the data source for CH11 relay output module. NOTE : Only discrete Modbus registers numbers can be used as a data source with a relay output module. (See <u>Discrete I/O Source Table</u> .)	U_16	(same as for analogue output)	1/EEPROM
SLOT12_DATA_SOURCE	16-bit register that points to the data source for CH12 relay output module. NOTE : Only discrete Modbus registers numbers can be used as a data source with a relay output module. (See <u>Discrete I/O Source Table</u> .)	U_16	(same as for analogue output)	1/EEPROM
SLOT13_DATA_SOURCE	16-bit register that points to the data source for CH13 relay output module. NOTE : Only discrete Modbus registers numbers can be used as a data source with a relay output module. (See Discrete I/O Source Table.)	U_16	(same as for analogue output)	M/EEPROM
SLOT14_DATA_SOURCE	16-bit register that points to the data source for CH14 relay output module. NOTE : Only discrete Modbus registers numbers can be used as a data source with a relay output module. (See <u>Discrete I/O Source Table</u> .)	U_16	(same as for analogue output)	M/EEPROM
SLOT15_DATA_SOURCE	16-bit register that points to the data source for CH15 relay output module. NOTE : Only discrete Modbus registers numbers can be used as a data source with a relay output module. (See <u>Discrete I/O Source Table</u> .)	U_16	(same as for analogue output)	M/EEPROM
SLOT16_DATA_SOURCE	16-bit register that points to the data source for CH16 relay output module. NOTE : Only discrete Modbus registers numbers can be used as a data source with a relay output module. (See Discrete I/O Source Table.)	U_16	(same as for analogue output) RAM	//EEPROM

See also

Additional Analogue Output Modules

Status of Analogue O/P Module

Analogue Inputs

2.9 Display

The majority of registers in the display category affect how a parameter is formatted and displayed. For example, where the decimal point (if any) is positioned, what number modulus is used (i.e.

decimal, octal, time format, etc.), and whether the number requires a following text character to describe the units.

Also included in this category are registers that specify the data source for a particular display or other special registers.

Name	Description	Symbol Type	Register Number	Memory Type
DISPLAY	32-bit register for primary display data.	S_32	223	RAM
BRIGHTNESS	8-bit register holds the display brightness setting for LED displays (range 0-3).	U_8	8206	RAM/EEPROM
CURRENT_ALPHA_CHARACTER	8-bit register holds the ASCII value for the last digit text character (0= no character).	U_8	8369	RAM
CURRENT_DISPLAY_FORMAT	8-bit register holds the display format settings of the current display (displayed in $\underline{\text{octal}}$ format).	<u>0_8</u>	8315	RAM
DATA SOURCE DISPLAY1	16-bit register holds the register number of the data source for the primary display.	U_8	4312	RAM/EEPROM
DATA SOURCE DISPLAY2	16-bit register holds the register number of the data source for the second display.	U_8	4313	RAM/EEPROM
DATA SOURCE DISPLAY3	16-bit register holds the register number of the data source for the third display.	U_8	4314	RAM/EEPROM
DATA_SOURCE_DISPLAY4	16-bit register holds the register number of the data source for the fourth display.	U_8	4315	RAM/EEPROM
DATA_SOURCE_PEAK_VALLEY1	16-bit register holds the register number of the data source for peak 1 & valley 1.	U_16	4316	RAM/EEPROM
DATA SOURCE PEAK VALLEY2	16-bit register holds the register number of the data source for peak 2 & valley 2.	U_16	4317	RAM/EEPROM
DATA SOURCE PEAK VALLEY3	16-bit register holds the register number of the data source for peak 3 & valley 3.	U_16	4318	RAM/EEPROM
PEAK1	32-bit register for peak 1 value.	S_32	461	RAM
PEAK2	32-bit register for peak 2 value.	S_32	465	RAM
PEAK3	32-bit register for peak 3 value.	S_32	469	RAM
TARE	32-bit register for tare value.	S_32	313	RAM
VALLEY1	32-bit register for valley 1 value.	S_32	463	RAM
VALLEY2	32-bit register for valley 2 value.	S_32	467	RAM
VALLEY3	32-bit register for valley 3 value.	S_32	471	RAM
DISPLAY FORMAT_DEFAULT	8-bit register holds the default display format settings (displayed in <u>octal</u> format).	<u>0_8</u>	8316	RAM/EEPROM
TEXT CHARACTER DEFAULT	8-bit register holds the ASCII value for the last digit text character for the default (0= no character).	U_8	8370	RAM/EEPROM

Registers 8369 to 8422

Registers 8369 to 8422 allow a text character to be displayed after the least significant digit of a parameter in order to describe the units for the parameter (e.g. C for degrees C or N for Newtons). When a text character is selected for a specific parameter, it is included when the parameter is displayed on the front panel of the controller or when the parameter is read via the serial port in ASCII mode. Any other registers that are referenced to the parameter (such as setpoints, peak & valley, etc.) also include the text parameter.

These registers can only accept printable ASCII characters from 0x20 to 0x7F hex. Control characters are not allowed and if used could produce unexpected results.

Writing a value of 0 to one of these text character registers disables any text characters from being with that parameter and the display shows the numeric value.

NOTE: Some controller models with dot matrix LCD displays use the extended ASCII set to allow special characters to be displayed as well. For these models the acceptable range is from 0x20 to 0xFF hex.

HINT: When setting these registers from the macro you can use ASC(" ") to load the appropriate ASCII character number.

For example, to select the text character "F" for channel 1 you would type:

&TEXT CHARACTER CH1=ASC("F")

See also

Text

Display Format

Octal Format

2.9.1 **Display Data Source Selection**

Registers 4312 to 4315 are 16-bit registers that specify the data source for various displays. The number they contain is the ASCII/Modbus register number for the required data source.

The Zen16 controller allows any register type to be displayed on the display. This includes floating point and text registers.

Registers 4314 - 4315 are reserved for different types of displays. The function of registers 4312 -4315 with different controller types is shown as follows:

6 x 2 Line LED Display

4312 = Data source for the top display (also known as the primary display) 4313 = Data source for the 2^{nd} line of display

16 x 2 Line LCD Display

4312 = Data source for the top display (primary display)

4313 = Data source for 2nd line of display

4314 = Data source for second variable on top display (primary display)

4315 = Data source for second variable on lower line of display

See Also

Common Data Source Registers

2.9.2 Peak/Valley Data Source Selection

Registers 4316 to 4318 are 16-bit registers that specify the data source for the peak and valley displays. The number they contain is the ASCII/Modbus register number for the required data source.

NOTE: Only registers that hold integer values can be used as a data source for the display. Floating point and text registers can not be used.

2.9.3 **Brightness/Contrast**

Register 8206 is an 8-bit register used to control the brightness of an LED display only. A number between 0 and 3 can be written to register 8206 to control the brightness, with 0 being dull and 3 bright.

2.9.4 **Display Options For Current Display**

Register 8315 is an 8-bit register that shows the display options such as rounding, display mode, decimal point selection, that are currently active on the display. This can be used in the macro to modify the preset display format of a register just before it is scrolled across the display with the

WRITE or APPEND command.

The function of each bit is exactly the same as that for registers 8316 to 8368.

2.9.5 Alphanumeric Character for Current Display

Register 8369 is an 8-bit register that shows the alphanumeric character that is currently active on the display. The value read from register 8369 is the ASCII code for the character. An ASCII null (0) indicates that no alphanumeric character is displayed.

Registers 8370 to 8422

These registers hold an ASCII character that determines which alphanumeric character is inserted in the Least Significant Digit (LSD) for each of the different data displays. To enable the display of an ASCII character in the LSD, write the appropriate ASCII code (See ASCII Characters for 14-Segment Display) to one of these registers. To return to a normal display (with no ASCII character), write an ASCII null (0) to the register.

2.9.6 Display Format

The display format registers control how a register is displayed on the screen. This includes features such as the rounding of the least significant digit, the display units (i.e. number modulus) used to display the parameter and the position of the decimal point.

Display format registers are represented in <u>octal</u> format to allow 3 functions to be selected in one digit.

Display Digit	1st Digit	2nd Digit	3rd Digit
Function	Last Digit Rounding	Display Units	Decimal Point

1st Digit - Rounding

The first digit of a display format register (bits 6 & 7) controls the rounding applied to the last digit of the displayed value. The options available are:

- 0 = No rounding
- 1 = Rounding by 2's
- 2 = Rounding by 5's
- 3 = Rounding by 10's.

2nd Digit - Display Units

The 2nd digit of a display format register (bits 3, 4, 5) controls the display units or modulus applied to a parameter before it is displayed. The options available are:

- 0 = Decimal
- 1 = 24 hour clock mode (i.e. Hours:Minutes:Seconds)
- 2 = 12 hour clock mode (i.e. 12:30 am is displayed as 12:30A, 12:30 pm is displayed as 12:30P)
- 3 = 24 hour clock mode (i.e. Days:Hours:Minutes)
- 4 = Reserved for future development
- 5 = Reserved for future development
- 6 = Reserved for future development
- 7 = Octal.

3rd Digit - Decimal Point

The 3rd digit of a display format register (bits 0,1, 2) controls the position of the decimal point when parameter is displayed. The options available are shown below.

- 0 = No decimal point
- 1 = X.X
- 2 = X.XX
- 3 = X.XXX
- 4 = X.XXXX
- 5 = X.XXXXX

6 = X.XXXXXX

7 = XX:XX:XX (Note: on LED displays this is displayed as XX.XX.XX)

NOTE: The features selected in a display format register are applied to a parameter prior to it being displayed or transmitted via the serial port. The actual contents of the parameter are not changed by the selection of the display format.

For example, if rounding is applied the displayed value includes rounding but internally the data in the parameter is without rounding. This means that any other functions that reference this parameter work on the original data value before rounding. This is important to consider when using setpoints, etc.

The same is true of the display units and the decimal point. The decimal point is really only a pseudo decimal that is superimposed on top of the original count value. It does not change a fixed point integer into a true floating point number. When writing parameters via the serial port, it is often useful to ignore the decimal point and just work in display counts.

See also

Text

2.9.7 Octal Format

When editing configuration parameters (i.e. Codes) in the controller from a display panel, many of the parameters are displayed in an octal format. This allows several different functions to be selected with 3 digits. When reading or writing to these configuration registers via the serial port or the macro, the data is treated in octal format so that it is identical to the value shown on the display when setting the codes up manually. The function selected in the 1st digit of each Code register is stored in bits 6 and 7. The function selected in the 2nd digit of each Code register is stored in bits 3, 4, and 5. The function selected in the 3rd digit of each Code register is stored in bits 0, 1, and 2.

For example:

If the manual setup for Code 4 shows 241 on the display, then reading register 8197 in ASCII mode results in a value of 241. Converting this octal value to a binary equivalent of 10100001 or hexadecimal equivalent of 0A1.

	1st Digit	2nd Digit	3rd Digit
Octal	2	4	1
Binary	10	100	001

See also

Codes

Display Format

Setpoint Control Registers

2.9.8 Text

Name Description Symbol Register Memory Type
Type Number

CHANNEL1_TEXT	Text display for Channel 1.	L_30	16393	EEPROM
CHANNEL2_TEXT	Text display for Channel 2.	L_30	16395	EEPROM
CHANNEL3_TEXT	Text display for Channel 3.	L_30	16397	EEPROM
CHANNEL4_TEXT	Text display for Channel 4.	L_30	16399	EEPROM
CHANNEL5_TEXT	Text display for Channel 5.	L_30	16401	EEPROM
CHANNEL6_TEXT	Text display for Channel 6.	L_30	16403	EEPROM
CHANNEL7_TEXT	Text display for Channel 7.	L_30	16405	EEPROM
CHANNEL8_TEXT	Text display for Channel 8.	L_30	16407	EEPROM
CHANNEL9_TEXT	Text display for Channel 9.	L_30	16409	EEPROM
CHANNEL10_TEXT	Text display for Channel 10.	L_30	16411	EEPROM
CHANNEL11_TEXT	Text display for Channel 11.	L_30	16413	EEPROM
CHANNEL12_TEXT	Text display for Channel 12.	L_30	16415	EEPROM
CHANNEL13_TEXT	Text display for Channel 13.	L_30	16417	EEPROM
CHANNEL14_TEXT	Text display for Channel 14.	L_30	16419	EEPROM
CHANNEL15_TEXT	Text display for Channel 15.	L_30	16421	EEPROM
CHANNEL16_TEXT	Text display for Channel 16.	L_30	16423	EEPROM
DISPLAY_STRING	Read Register 1, Write Display Text	L_14	16385	RAM
OVER_TEXT	Text display for over range.	L_14	16539	EEPROM
PEAK1_TEXT	Text display for Peak 1.	L_30	16527	EEPROM
PEAK2_TEXT	Text display for Peak 2.	L_30	16531	EEPROM
PEAK3_TEXT	Text display for Peak 3.	L_30	16535	EEPROM
PRINT_STRING	Print String.	L_62	16543	EEPROM
SETPOINT1_TEXT	Text display for Setpoint 1.	L_30	16495	<u>EEPROM</u>
SETPOINT2_TEXT	Text display for Setpoint 2.	L_30	16497	EEPROM
SETPOINT3_TEXT	Text display for Setpoint 3.	L_30	16499	EEPROM
SETPOINT4_TEXT	Text display for Setpoint 4.	L_30	16501	EEPROM
SETPOINT5_TEXT	Text display for Setpoint 5.	L_30	16503	EEPROM
SETPOINT6_TEXT	Text display for Setpoint 6.	L_30	16505	EEPROM
TOTAL1_TEXT	Text display for Total 1.	L_30	16437	EEPROM
TOTAL2_TEXT	Text display for Total 2.	L_30	16439	EEPROM
TOTAL3_TEXT	Text display for Total 3.	L_30	16441	EEPROM
TOTAL4_TEXT	Text display for Total 4.	L_30	16443	EEPROM
TOTAL5_TEXT	Text display for Total 5.	L_30	16445	EEPROM
TOTAL6_TEXT	Text display for Total 6.	L_30	16447	EEPROM
TOTAL7_TEXT	Text display for Total 7.	L_30	16449	EEPROM
TOTAL8_TEXT	Text display for Total 8.	L_30	16451	EEPROM
TOTAL9_TEXT	Text display for Total 9.	L_30	16453	EEPROM
TOTAL10_TEXT	Text display for Total 10.	L_30	16455	EEPROM
UNDER_TEXT	Text display for under range.	L_30	16541	<u>EEPROM</u>
VALLEY1_TEXT	Text display for Valley 1.	L_30	16529	EEPROM
VALLEY2_TEXT	Text display for Valley 2.	L_30	16533	EEPROM
VALLEY3_TEXT	Text display for Valley 3.	L_30	16537	EEPROM

AUX1_TEXT	Text display for Auxiliary 1.	L_30	16463	EEPROM
AUX2_TEXT	Text display for Auxiliary 2.	L_30	16465	EEPROM
AUX3_TEXT	Text display for Auxiliary 3.	L_30	16467	EEPROM
AUX4_TEXT	Text display for Auxiliary 4.	L_30	16469	EEPROM
AUX5_TEXT	Text display for Auxiliary 5.	L_30	16471	EEPROM
AUX6_TEXT	Text display for Auxiliary 6.	L_30	16473	EEPROM
AUX7_TEXT	Text display for Auxiliary 7.	L_30	16475	EEPROM
AUX8_TEXT	Text display for Auxiliary 8.	L_30	16477	EEPROM
AUX9_TEXT	Text display for Auxiliary 9.	L_30	16479	EEPROM
AUX10_TEXT	Text display for Auxiliary 10.	L_30	16481	EEPROM
AUX11_TEXT	Text display for Auxiliary 11.	L_30	16483	EEPROM
AUX12_TEXT	Text display for Auxiliary 12.	L_30	16485	EEPROM
AUX13_TEXT	Text display for Auxiliary 13.	L_30	16487	EEPROM
AUX14_TEXT	Text display for Auxiliary 14.	L_30	16489	EEPROM
AUX15_TEXT	Text display for Auxiliary 15.	L_30	16491	EEPROM
AUX16_TEXT	Text display for Auxiliary 16.	L_30	16493	EEPROM

See also

Display Format

2.10 Edit Mode

Edit mode registers are used in the Edit mode macro to control the editable range for a parameter and keep track of which parameter is currently being edited.

Name	Description	Symbol Type	Register Number	Memory Type
EDIT_DEF	32-bit register. Sets the default value when UP and DOWN buttons are pressed in edit mode.	S_32	237	RAM
EDIT_MAX	$32\mbox{-bit}$ register. Sets the maximum allowable range in edit mode.	S_32	233	RAM
EDIT_MIN	32-bit register. Sets the minimum allowable range in edit mode.	S_32	235	RAM
EDIT_STATE	8-bit register. Defines which parameter type is currently being edited.	U_8	<u>8223</u>	RAM
EDIT_VALUE	$32\mbox{-bit}$ register holds the currently displayed value when in any edit mode.	S_32	231	RAM
NON_VOLATILE_WRITE	When this flag is ON, the next register written will be saved in permanent memory (flag reset after each write).	B_5	8222	RAM

NOTE: Edit Mode registers are intended for use with the Edit Macro. Writing to these registers while the controller is in any of its setup modes is not recommended. This may allow parameters to be selected outside of their allowable ranges.

2.10.1 Non-volatile Write Flag

Bit 5 of register 8222 is only used by the macro to enable a write to non-volatile memory. Nearly all of the registers in the controller are situated in RAM (Random Access Memory) which looses its data when the controller is turned OFF. In some cases this is undesirable, so a second copy of the data is stored in non-volatile memory that retains its data even when the controller is turned OFF. However,

a physical limitation of this sort of memory is that each memory location can only be written to 1,000,000 times in total.

The non-volatile write flag is provided so that those registers that have a copy in non-volatile memory can still be written to during each cycle by the macro without exceeding the maximum write limit. If bit 5 is set to a **1** then the next time the macro stores a value into a register it will write to RAM and update any associated non-volatile memory locations as well. If bit 5 is set to a **0** then the next time the macro stores a value into a register, it will only write to RAM. After each store instruction, the macro engine automatically clears this flag to 0.

NOTE: The non-volatile write flag only functions for macro commands. Any write to a register via the serial port **always** updates the non-volatile memory.

2.10.2 Edit State

Register 8223 is an 8-bit register that gives the current operational state of the controller when it is in any edit mode.

The following table shows the different parameters that are being edited in each state.

Edit State	Operation	Edit State	Operation
0	Not in edit mode	51	Increment/decrement, Manual loader mode from Prog button
1	Brightness	52	Notused
2	Lock display (up)	53	Notused
3	Cal	54	Notused
4	Display Mode Setup	55	Notused
5	Analog Mode Setup	56	Notused
6	Counter A Mode Setup	57	Notused
7	Counter B Mode Setup	58	Notused
8	Counter C Mode Setup	59	Notused
9	Counter D Mode Setup	60	Not used
10	Logging Mode Setup	61	Not used
11	Notused	62	Not used
12	Notused	63	Calibrate zero in Ph mode
13	Notused	64	Calibrate span in Ph mode
14	Notused	65	Display source.
15	Edit mode - Macro	66-68	Notused
16	Lock display (down)	69	Auto zero capture band
17	Setpoint 1	70	Auto zero motion band
18	Setpoint 2	71	Averaging samples
19	Setpoint 3	72	Averaging window
20	Setpoint 4	73	Notused
21	Setpoint 5	74	Notused
22	Setpoint 6	75	Notused
23	Setpoint 1 control	76	Auto zero aperture band
24	Setpoint 2 control	77	Display input value for totalizer setup
25	Setpoint 3 control	78	Totalizer rate time selection
26	Setpoint 4 control	79	Totalizer roll over select
27	Setpoint 5 control	80	Select 7 or 8 data bits for serial port
28	Setpoint 6 control	81	Disable code blanking
29-31	Not used	82	Disable macro
32	Manual cal - offset	83	Serial Mode

33	Manual cal - scale	84	Notused
34	Notused	85	Notused
35	Auto cal - Zero	86	Notused
36	Auto cal - Span	87	Notused
37	Auto cal - 4 second delay and calculate scale and offset values	88	Not used
38	Baud rate	89	Notused
39	Parity	90	Notused
40	Transmit delay	91	Notused
41	Serial address	92	Notused
42	Analog output – cal low end	93	Notused
43	Analog output – cal high end	94	Notused
44	Analog output – zero	95	Notused
45	Analog output – full scale	96	Select mode for 32-point linearization table
46	K factor for totalizer	97	Select table for 32-point linearization table
47	Cut off for totalizer	98	Enter date for 32-point linearization table
48	Prescaler for counter A	99	Enter serial no. for 32-point linearization table
49	Display format	100-163	Edit 32-point input and output values. Even numbers = input values Odd numbers = output values
50	Display text character		

2.11 Linearization

Linearization registers contain the input and output data for the 32 input and 32 output points of each linearization table, as well as the table's date and serial number.

Name	Description	Symbol Type	Register Number	Memory Type
TABLE1_DATE	16-bit register. Date (Year/Week) when linearization table 1 was last modified (range 0000 - 9952).	U_16	4249	<u>EEPROM</u>
TABLE1_SERIAL_NO	16-bit register. Serial number of linearization table 1 (range 0-65535).	U_16	4253	<u>EEPROM</u>
TABLE2_DATE	16-bit register. Date (Year/Week) when linearization table 2 was last modified (range 0000 - 9952).	U_16	4250	EEPROM
TABLE2_SERIAL_NO	16-bit register. Serial number of linearization table 2 (range 0-65535).	U_16	4254	<u>EEPROM</u>

See Also

Linearization Table 1

Linearization Table 2

2.11.1 Linearization Table 1

TABLE1_INPUT1 24-bit register. Input point 1, 32-point linearization table 1 (range -8388607 - +8388607). S_24 2049 RAM/EEPROM TABLE1_INPUT10 24-bit register. Input point 10, 32-point linearization table 1 (range -8388607 - +8388607). S_24 2067 RAM/EEPROM TABLE1_INPUT11 24-bit register. Input point 11, 32-point linearization table 1 (range -8388607 - +8388607). S_24 2069 RAM/EEPROM TABLE1_INPUT12 24-bit register. Input point 12, 32-point linearization table 1 (range -8388607 - +8388607). S_24 2071 RAM/EEPROM TABLE1_INPUT13 24-bit register. Input point 13, 32-point linearization table 1 (range -8388607 - +8388607). S_24 2073 RAM/EEPROM	Name	Description	Symbol Type	Register Number	Memory Type
TABLE1_INPUT11 24-bit register. Input point 11, 32-point linearization table 1 (range -8388607 - +8388607). S_24 2069 RAM/EEPROM TABLE1_INPUT12 24-bit register. Input point 12, 32-point linearization table 1 (range -8388607 - +8388607). S_24 2071 RAM/EEPROM TABLE1_INPUT13 24-bit register. Input point 13, 32-point linearization table 1 S_24 2073 RAM/EEPROM	TABLE1_INPUT1		S_24	2049	RAM/EEPROM
TABLE1_INPUT12 24-bit register. Input point 12, 32-point linearization table 1 (range -8388607 - +8388607). S_24 2071 RAM/EEPROM TABLE1_INPUT13 24-bit register. Input point 13, 32-point linearization table 1 S_24 2073 RAM/EEPROM	TABLE1_INPUT10		S_24	2067	RAM/EEPROM
(range -8388607 - +8388607). TABLE1_INPUT13 24-bit register. Input point 13, 32-point linearization table 1 S_24 2073 RAM/EEPROM	TABLE1_INPUT11		S_24	2069	RAM/EEPROM
	TABLE1_INPUT12		S_24	2071	RAM/EEPROM
	TABLE1_INPUT13		S_24	2073	RAM/EEPROM

TABLE1_INPUT14	24-bit register. Input point 14, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2075	RAM/EEPROM
TABLE1_INPUT15	24-bit register. Input point 15, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2077	RAM/EEPROM
TABLE1_INPUT16	24-bit register. Input point 16, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2079	RAM/EEPROM
TABLE1_INPUT17	24-bit register. Input point 17, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2081	RAM/EEPROM
TABLE1_INPUT18	24-bit register. Input point 18, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2083	RAM/EEPROM
TABLE1_INPUT19	24-bit register. Input point 19, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2085	RAM/EEPROM
TABLE1_INPUT2	24-bit register. Input point 2, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2051	RAM/EEPROM
TABLE1_INPUT20	24-bit register. Input point 20, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2087	RAM/EEPROM
TABLE1_INPUT21	24-bit register. Input point 21, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2089	RAM/EEPROM
TABLE1_INPUT22	24-bit register. Input point 22, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2091	RAM/EEPROM
TABLE1_INPUT23	24-bit register. Input point 23, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2093	RAM/EEPROM
TABLE1_INPUT24	24-bit register. Input point 24, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2095	RAM/EEPROM
TABLE1_INPUT25	24-bit register. Input point 25, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2097	RAM/EEPROM
TABLE1_INPUT26	24-bit register. Input point 26, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2099	RAM/EEPROM
TABLE1_INPUT27	24-bit register. Input point 27, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2101	RAM/EEPROM
TABLE1_INPUT28	24-bit register. Input point 28, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2103	RAM/EEPROM
TABLE1_INPUT29	24-bit register. Input point 29, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2105	RAM/EEPROM
TABLE1_INPUT3	24-bit register. Input point 3, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2053	RAM/EEPROM
TABLE1_INPUT30	24-bit register. Input point 30, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2107	RAM/EEPROM
TABLE1_INPUT31	24-bit register. Input point 31, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2109	RAM/EEPROM
TABLE1_INPUT32	24-bit register. Input point 32, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2111	RAM/EEPROM
TABLE1_INPUT4	24-bit register. Input point 4, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2055	RAM/EEPROM
TABLE1_INPUT5	24-bit register. Input point 5, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2057	RAM/EEPROM
TABLE1_INPUT6	24-bit register. Input point 6, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2059	RAM/EEPROM
TABLE1_INPUT7	24-bit register. Input point 7, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2061	RAM/EEPROM
TABLE1_INPUT8	24-bit register. Input point 8, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2063	RAM/EEPROM
TABLE1_INPUT9	24-bit register. Input point 9, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2065	RAM/EEPROM

TABLE1_OUTPUT1	24-bit register. Output point 1, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2113	RAM/EEPROM
TABLE1_OUTPUT10	24-bit register. Output point 10, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2131	RAM/EEPROM
TABLE1_OUTPUT11	24-bit register. Output point 11, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2133	RAM/EEPROM
TABLE1_OUTPUT12	24-bit register. Output point 12, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2135	RAM/EEPROM
TABLE1_OUTPUT13	24-bit register. Output point 13, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2137	RAM/EEPROM
TABLE1_OUTPUT14	24-bit register. Output point 14, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2139	RAM/EEPROM
TABLE1_OUTPUT15	24-bit register. Output point 15, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2141	RAM/EEPROM
TABLE1_OUTPUT16	24-bit register. Output point 16, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2143	RAM/EEPROM
TABLE1_OUTPUT17	24-bit register. Output point 17, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2145	RAM/EEPROM
TABLE1_OUTPUT18	24-bit register. Output point 18, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2147	RAM/EEPROM
TABLE1_OUTPUT19	24-bit register. Output point 19, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2149	RAM/EEPROM
TABLE1_OUTPUT2	24-bit register. Output point 2, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2115	RAM/EEPROM
TABLE1_OUTPUT20	24-bit register. Output point 20, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2151	RAM/EEPROM
TABLE1_OUTPUT21	24-bit register. Output point 21, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2153	RAM/EEPROM
TABLE1_OUTPUT22	24-bit register. Output point 22, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2155	RAM/EEPROM
TABLE1_OUTPUT23	24-bit register. Output point 23, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2157	RAM/EEPROM
TABLE1_OUTPUT24	24-bit register. Output point 24, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2159	RAM/EEPROM
TABLE1_OUTPUT25	24-bit register. Output point 25, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2161	RAM/EEPROM
TABLE1_OUTPUT26	24-bit register. Output point 26, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2163	RAM/EEPROM
TABLE1_OUTPUT27	24-bit register. Output point 27, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2165	RAM/EEPROM
TABLE1_OUTPUT28	24-bit register. Output point 28, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2167	RAM/EEPROM
TABLE1_OUTPUT29	24-bit register. Output point 29, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2169	RAM/EEPROM
TABLE1_OUTPUT3	24-bit register. Output point 3, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2117	RAM/EEPROM
TABLE1_OUTPUT30	24-bit register. Output point 30, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2171	RAM/EEPROM
TABLE1_OUTPUT31	24-bit register. Output point 31, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2173	RAM/EEPROM

TABLE1_OUTPUT32	24-bit register. Output point 32, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2175	RAM/EEPROM
TABLE1_OUTPUT4	24-bit register. Output point 4, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2119	RAM/EEPROM
TABLE1_OUTPUT5	24-bit register. Output point 5, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2121	RAM/EEPROM
TABLE1_OUTPUT6	24-bit register. Output point 6, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2123	RAM/EEPROM
TABLE1_OUTPUT7	24-bit register. Output point 7, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2125	RAM/EEPROM
TABLE1_OUTPUT8	24-bit register. Output point 8, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2127	RAM/EEPROM
TABLE1_OUTPUT9	24-bit register. Output point 9, 32-point linearization table 1 (range -8388607 - +8388607).	S_24	2129	RAM/EEPROM

2.11.2 Linearization Table 2

Name	Description	Symbol Type	Register Number	Memory Type
TABLE2_INPUT1	24-bit register. Input point 1, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2177	RAM/EEPROM
TABLE2_INPUT10	24-bit register. Input point 10, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2195	RAM/EEPROM
TABLE2_INPUT11	24-bit register. Input point 11, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2197	RAM/EEPROM
TABLE2_INPUT12	24-bit register. Input point 12, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2199	RAM/EEPROM
TABLE2_INPUT13	24-bit register. Input point 13, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2201	RAM/EEPROM
TABLE2_INPUT14	24-bit register. Input point 14, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2203	RAM/EEPROM
TABLE2_INPUT15	24-bit register. Input point 15, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2205	RAM/EEPROM
TABLE2_INPUT16	24-bit register. Input point 16, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2207	RAM/EEPROM
TABLE2_INPUT17	24-bit register. Input point 17, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2209	RAM/EEPROM
TABLE2_INPUT18	24-bit register. Input point 18, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2211	RAM/EEPROM
TABLE2_INPUT19	24-bit register. Input point 19, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2213	RAM/EEPROM

TABLE2_INPUT2	24-bit register. Input point 2, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2179	RAM/EEPROM
TABLE2_INPUT20	24-bit register. Input point 20, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2215	RAM/EEPROM
TABLE2_INPUT21	24-bit register. Input point 21, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2217	RAM/EEPROM
TABLE2_INPUT22	24-bit register. Input point 22, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2219	RAM/EEPROM
TABLE2_INPUT23	24-bit register. Input point 23, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2221	RAM/EEPROM
TABLE2_INPUT24	24-bit register. Input point 24, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2223	RAM/EEPROM
TABLE2_INPUT25	24-bit register. Input point 25, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2225	RAM/EEPROM
TABLE2_INPUT26	24-bit register. Input point 26, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2227	RAM/EEPROM
TABLE2_INPUT27	24-bit register. Input point 27, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2229	RAM/EEPROM
TABLE2_INPUT28	24-bit register. Input point 28, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2231	RAM/EEPROM
TABLE2_INPUT29	24-bit register. Input point 29, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2233	RAM/EEPROM
TABLE2_INPUT3	24-bit register. Input point 3, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2181	RAM/EEPROM
TABLE2_INPUT30	24-bit register. Input point 30, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2235	RAM/EEPROM
TABLE2_INPUT31	24-bit register. Input point 31, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2237	RAM/EEPROM
TABLE2_INPUT32	24-bit register. Input point 32, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2239	RAM/EEPROM
TABLE2_INPUT4	24-bit register. Input point 4, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2183	RAM/EEPROM
TABLE2_INPUT5	24-bit register. Input point 5, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2185	RAM/EEPROM
TABLE2_INPUT6	24-bit register. Input point 6, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2187	RAM/EEPROM
TABLE2_INPUT7	24-bit register. Input point 7, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2189	RAM/EEPROM
TABLE2_INPUT8	24-bit register. Input point 8, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2191	RAM/EEPROM
TABLE2_INPUT9	24-bit register. Input point 9, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2193	RAM/EEPROM
TABLE2_OUTPUT1	24-bit register. Output point 1, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2241	RAM/EEPROM
TABLE2_OUTPUT10	24-bit register. Output point 10, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2259	RAM/EEPROM
TABLE2_OUTPUT11	24-bit register. Output point 11, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2261	RAM/EEPROM
TABLE2_OUTPUT12	24-bit register. Output point 12, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2263	RAM/EEPROM
TABLE2_OUTPUT13	24-bit register. Output point 13, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2265	RAM/EEPROM
TABLE2_OUTPUT14	24-bit register. Output point 14, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2267	RAM/EEPROM

TABLE2_OUTPUT15	24-bit register. Output point 15, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2269	RAM/EEPROM
TABLE2_OUTPUT16	24-bit register. Output point 16, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2271	RAM/EEPROM
TABLE2_OUTPUT17	24-bit register. Output point 17, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2273	RAM/EEPROM
TABLE2_OUTPUT18	24-bit register. Output point 18, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2275	RAM/EEPROM
TABLE2_OUTPUT19	24-bit register. Output point 19, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2277	RAM/EEPROM
TABLE2_OUTPUT2	24-bit register. Output point 2, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2243	RAM/EEPROM
TABLE2_OUTPUT20	24-bit register. Output point 20, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2279	RAM/EEPROM
TABLE2_OUTPUT21	24-bit register. Output point 21, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2281	RAM/EEPROM
TABLE2_OUTPUT22	24-bit register. Output point 22, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2283	RAM/EEPROM
TABLE2_OUTPUT23	24-bit register. Output point 23, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2285	RAM/EEPROM
TABLE2_OUTPUT24	24-bit register. Output point 24, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2287	RAM/EEPROM
TABLE2_OUTPUT25	24-bit register. Output point 25, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2289	RAM/EEPROM
TABLE2_OUTPUT26	24-bit register. Output point 26, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2291	RAM/EEPROM
TABLE2_OUTPUT27	24-bit register. Output point 27, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2293	RAM/EEPROM
TABLE2_OUTPUT28	24-bit register. Output point 28, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2295	RAM/EEPROM
TABLE2_OUTPUT29	24-bit register. Output point 29, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2297	RAM/EEPROM
TABLE2_OUTPUT3	24-bit register. Output point 3, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2245	RAM/EEPROM
TABLE2_OUTPUT30	24-bit register. Output point 30, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2299	RAM/EEPROM
TABLE2_OUTPUT31	24-bit register. Output point 31, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2301	RAM/EEPROM
TABLE2_OUTPUT32	24-bit register. Output point 32, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2303	RAM/EEPROM
TABLE2_OUTPUT4	24-bit register. Output point 4, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2247	RAM/EEPROM
TABLE2_OUTPUT5	24-bit register. Output point 5, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2249	RAM/EEPROM
TABLE2_OUTPUT6	24-bit register. Output point 6, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2251	RAM/EEPROM
TABLE2_OUTPUT7	24-bit register. Output point 7, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2253	RAM/EEPROM
TABLE2_OUTPUT8	24-bit register. Output point 8, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2255	RAM/EEPROM
TABLE2_OUTPUT9	24-bit register. Output point 9, 32-point linearization table 2 (range -8388607 - +8388607).	S_24	2257	RAM/EEPROM

2.12 MicroScan

The Zen16 controller has been designed to work with MicroScan, a Windows based Supervisory Control and Data Acquisition software product produced by Intech Instruments Ltd. To allow MicroScan to work efficiently, a number of registers have been reserved in the Zen16 memory map exclusively for MicroScan use. These are described in the following sections.

2.12.1 16-bit Scratchpad Memory

The Zen16 controller has 256 x 16 bit non-volatile memory locations reserved exclusively for the use of the MicroScan SCADA system. It is not recommended that these registers be used for any other purposes.

Name	Description	Symbol Type	Register Number	Memory Type
MICROSCAN_MEMORY_1	16 bit signed register reserved for MicroScan use.	S_16	7169	EEPROM
MICROSCAN_MEMORY_2 to MICROSCAN_MEMORY_255	16 bit signed registers reserved for MicroScan use.	S_16	7170 to 7423	<u>EEPROM</u>
MICROSCAN_MEMORY_256	16 bit signed register reserved for MicroScan use.	S_16	7424	EEPROM

NOTE: All of these registers use EEPROM memory. (See EEPROM write limitations)

See Also

Station Name

Macro Name

Intech Scratchpad Text

2.12.2 Intech Scratchpad Text

The Zen16 controller has two special 30 character text string registers reserved exclusively for the use of the MicroScan SCADA system. It is not recommended that these registers be used for any other purposes. These strings are stored in non-volatile EEPROM memory which has certain write restrictions (see EEPROM write restrictions)

Name	Description	Symbol Type	Register Number	Memory Type
MICROSCAN_TEXT_1	Non-volatile 30 character text string which is reserved for MicroScan use.	L_30	16827	<u>EEPROM</u>
MICROSCAN_TEXT_2	Non-volatile 30 character text string which is reserved for MicroScan use.	L_30	16829	<u>EEPROM</u>

NOTE: All of these registers use EEPROM memory. (See EEPROM write limitations)

See Also

Station Name

Macro Name

16-bit Scratchpad Memory

2.13 Multiplexer

The Zen16 controller includes features to allow it to be connected to a range of analog input multiplexers, potentially increasing its input capabilities to up to 64 channels. The 64 multiplexer output registers are divided into four multiplexer channels, with 16 multiplexer result registers per channel.

This section describes the registers associated with the multiplexer features.

See Also

Mux Setup

Mux Channel 1

Mux Channel 2

Mux Channel 3

Mux Channel 4

2.13.1 Mux Setup

The following table shows the registers used to setup the various multiplexer modes in the Zen16.

Name	Description	Symbol Type	Register Number	Memory Type
DATA_SOURCE_MUX1	8-bit register. Holds the register number of the input channel used as the data source for mux 1 values. (Allowable range from 1 to 16).	U_8	8503	RAM/EEPROM
DATA_SOURCE_MUX2	8-bit register. Holds the register number of the input channel used as the data source for mux 2 values. (Allowable range from 1 to 16).	U_8	8504	RAM/EEPROM
DATA_SOURCE_MUX3	8-bit register. Holds the register number of the input channel used as the data source for mux 3 values. (Allowable range from 1 to 16).	U_8	8505	RAM/EEPROM
DATA_SOURCE_MUX4	8-bit register. Holds the register number of the input channel used as the data source for mux 4 values. (Allowable range from 1 to 16).	U_8	8506	RAM/EEPROM
MULTIPLEXER_LOW_OP	16-bit register. Holds the low output value for analog outputs when in multiplexer output mode. (Range from -32000 to +24000)	S_16	4117	RAM/EEPROM
MULTIPLEXER_HIGH_OP	16-bit register. Holds the high output value for analog outputs when in multiplexer output mode. (Range from -32000 to +24000)	S_16	4118	RAM/EEPROM
ANALOG MODE	8-bit register. Holds the configuration and setup data for the analog output mode. (see Analog Mode Setup for more info)	<u>0_8</u>	8195	RAM/EEPROM
Read Only				
MPX_CHANNEL_2100M	Read Only 8-bit register. Shows current multiplexing state of analog outputs when in MPX 2100M driver mode. (Note: only bits 0-3 are relevant, bits 4-7 should be masked out).	U_8_R	8440	RAM
MPX_CHANNEL_PLCRTX	Read Only 8-bit register. Shows current multiplexing state of analog outputs when in MPX PLC RTX modes. (Note: only bits 0-3 are relevant, bits 4-7 should be masked out).	U_8_R	8441	RAM

See Also

Mux Channel 1

Mux Channel 2

Mux Channel 3

Mux Channel 4

2.13.2 Mux Channel 1

When the Zen16 is set to one of its multiplexer modes, it stores the multiplexed results in 1 of 4 banks of result registers. The table below shows the result registers for bank 1 of the multiplexer result registers.

Name	Description	Symbol Type	Register Number	Memory Type
MUX1_RESULT1	12-bit unsigned result 1 register for multiplexer channel 1.	U_12	49	RAM
MUX1_RESULT2	12-bit unsigned result 2 register for multiplexer channel 1.	U_12	50	RAM
MUX1_RESULT3	12-bit unsigned result 3 register for multiplexer channel 1.	U_12	51	RAM
MUX1_RESULT4	12-bit unsigned result 4 register for multiplexer channel 1.	U_12	52	RAM
MUX1_RESULT5	12-bit unsigned result 5 register for multiplexer channel 1.	U_12	53	RAM
MUX1_RESULT6	12-bit unsigned result 6 register for multiplexer channel 1.	U_12	54	RAM
MUX1_RESULT7	12-bit unsigned result 7 register for multiplexer channel 1.	U_12	55	RAM
MUX1_RESULT8	12-bit unsigned result 8 register for multiplexer channel 1.	U_12	56	RAM
MUX1_RESULT9	12-bit unsigned result 9 register for multiplexer channel 1.	U_12	57	RAM
MUX1_RESULT10	12-bit unsigned result 10 register for multiplexer channel 1.	U_12	58	RAM
MUX1_RESULT11	12-bit unsigned result 11 register for multiplexer channel 1.	U_12	59	RAM
MUX1_RESULT12	12-bit unsigned result 12 register for multiplexer channel 1.	U_12	60	RAM
MUX1_RESULT13	12-bit unsigned result 13 register for multiplexer channel 1.	U_12	61	RAM
MUX1_RESULT14	12-bit unsigned result 14 register for multiplexer channel 1.	U_12	62	RAM
MUX1_RESULT15	12-bit unsigned result 15 register for multiplexer channel 1.	U_12	63	RAM
MUX1_RESULT16	12-bit unsigned result 16 register for multiplexer channel 1.	U_12	64	RAM

Mux Setup

Mux Channel 2

Mux Channel 3

Mux Channel 4

2.13.3 Mux Channel 2

When the Zen16 is set to one of its multiplexer modes, it stores the multiplexed results in 1 of 4 banks of result registers. The table below shows the result registers for bank 2 of the multiplexer result registers.

Name	Description	Symbol Type	Register Number	Memory Type
MUX2_RESULT1	12-bit unsigned result 1 register for multiplexer channel 2.	U_12	65	RAM
MUX2_RESULT2	12-bit unsigned result 2 register for multiplexer channel 2.	U_12	66	RAM
MUX2_RESULT3	12-bit unsigned result 3 register for multiplexer channel 2.	U_12	67	RAM
MUX2_RESULT4	12-bit unsigned result 4 register for multiplexer channel 2.	U_12	68	RAM
MUX2_RESULT5	12-bit unsigned result 5 register for multiplexer channel 2.	U_12	69	RAM
MUX2_RESULT6	12-bit unsigned result 6 register for multiplexer channel 2.	U_12	70	RAM
MUX2_RESULT7	12-bit unsigned result 7 register for multiplexer channel 2.	U_12	71	RAM
MUX2_RESULT8	12-bit unsigned result 8 register for multiplexer channel 2.	U_12	72	RAM
MUX2_RESULT9	12-bit unsigned result 9 register for multiplexer channel 2.	U_12	73	RAM
MUX2_RESULT10	12-bit unsigned result 10 register for multiplexer channel 2.	U_12	74	RAM
MUX2_RESULT11	12-bit unsigned result 11 register for multiplexer channel 2.	U_12	75	RAM
MUX2_RESULT12	12-bit unsigned result 12 register for multiplexer channel 2.	U_12	76	RAM
MUX2_RESULT13	12-bit unsigned result 13 register for multiplexer channel 2.	U_12	77	RAM
MUX2_RESULT14	12-bit unsigned result 14 register for multiplexer channel 2.	U_12	78	RAM
MUX2_RESULT15	12-bit unsigned result 15 register for multiplexer channel 2.	U_12	79	RAM
MUX2_RESULT16	12-bit unsigned result 16 register for multiplexer channel 2.	U_12	80	RAM

Mux Setup

Mux Channel 1

Mux Channel 3

Mux Channel 4

2.13.4 Mux Channel 3

When the Zen16 is set to one of its multiplexer modes, it stores the multiplexed results in 1 of 4 banks of result registers. The table below shows the result registers for bank 3 of the multiplexer result registers.

Name	Description	Symbol Type	Register Number	Memory Type
MUX3_RESULT1	12-bit unsigned result 1 register for multiplexer channel 3.	U_12	81	RAM
MUX3_RESULT2	12-bit unsigned result 2 register for multiplexer channel 3.	U_12	82	RAM
MUX3_RESULT3	12-bit unsigned result 3 register for multiplexer channel 3.	U_12	83	RAM
MUX3_RESULT4	12-bit unsigned result 4 register for multiplexer channel 3.	U_12	84	RAM
MUX3_RESULT5	12-bit unsigned result 5 register for multiplexer channel 3.	U_12	85	RAM
MUX3_RESULT6	12-bit unsigned result 6 register for multiplexer channel 3.	U_12	86	RAM
MUX3_RESULT7	12-bit unsigned result 7 register for multiplexer channel 3.	U_12	87	RAM
MUX3_RESULT8	12-bit unsigned result 8 register for multiplexer channel 3.	U_12	88	RAM
MUX3_RESULT9	12-bit unsigned result 9 register for multiplexer channel 3.	U_12	89	RAM
MUX3_RESULT10	12-bit unsigned result 10 register for multiplexer channel 3.	U_12	90	RAM
MUX3_RESULT11	12-bit unsigned result 11 register for multiplexer channel 3.	U_12	91	RAM
MUX3_RESULT12	12-bit unsigned result 12 register for multiplexer channel 3.	U_12	92	RAM
MUX3_RESULT13	12-bit unsigned result 13 register for multiplexer channel 3.	U_12	93	RAM
MUX3_RESULT14	12-bit unsigned result 14 register for multiplexer channel 3.	U_12	94	RAM
MUX3_RESULT15	12-bit unsigned result 15 register for multiplexer channel 3.	U_12	95	RAM
MUX3_RESULT16	12-bit unsigned result 16 register for multiplexer channel 3.	U_12	96	RAM

Mux Setup

Mux Channel 1

Mux Channel 2

Mux Channel 4

2.13.5 Mux Channel 4

When the Zen16 is set to one of its multiplexer modes, it stores the multiplexed results in 1 of 4 banks of result registers. The table below shows the result registers for bank 4 of the multiplexer result registers.

Name	Description	Symbol Type	Register Number	Memory Type
MUX4_RESULT1	12-bit unsigned result 1 register for multiplexer channel 4.	U_12	97	RAM
MUX4_RESULT2	12-bit unsigned result 2 register for multiplexer channel 4.	U_12	98	RAM
MUX4_RESULT3	12-bit unsigned result 3 register for multiplexer channel 4.	U_12	99	RAM
MUX4_RESULT4	12-bit unsigned result 4 register for multiplexer channel 4.	U_12	100	RAM
MUX4_RESULT5	12-bit unsigned result 5 register for multiplexer channel 4.	U_12	101	RAM
MUX4_RESULT6	12-bit unsigned result 6 register for multiplexer channel 4.	U_12	102	RAM
MUX4_RESULT7	12-bit unsigned result 7 register for multiplexer channel 4.	U_12	103	RAM
MUX4_RESULT8	12-bit unsigned result 8 register for multiplexer channel 4.	U_12	104	RAM
MUX4_RESULT9	12-bit unsigned result 9 register for multiplexer channel 4.	U_12	105	RAM
MUX4_RESULT10	12-bit unsigned result 10 register for multiplexer channel 4.	U_12	106	RAM
MUX4_RESULT11	12-bit unsigned result 11 register for multiplexer channel 4.	U_12	107	RAM
MUX4_RESULT12	12-bit unsigned result 12 register for multiplexer channel 4.	U_12	108	RAM
MUX4_RESULT13	12-bit unsigned result 13 register for multiplexer channel 4.	U_12	109	RAM
MUX4_RESULT14	12-bit unsigned result 14 register for multiplexer channel 4.	U_12	110	RAM
MUX4_RESULT15	12-bit unsigned result 15 register for multiplexer channel 4.	U_12	111	RAM
MUX4_RESULT16	12-bit unsigned result 16 register for multiplexer channel 4.	U_12	112	RAM

Mux Setup

Mux Channel 1

Mux Channel 2

Mux Channel 3

2.14 Output Controllers

The Zen16 provides various relay output options, depending on the configuration being used. It has 2 on board relays which can be configured as simple on/off control outputs or as heating/cooling outputs from input channel 1.

Note: The controller outputs should not be confused with the 6 advanced setpoints (see <u>Advanced Setpoint</u>)

The Zen16 can also be expanded to work with up to two external 16 channel I/O modules, making it possible to use up to 16 dual action controllers. With different output configurations, the function of each relay is defined by the individual controller mode flags and also by the global controller mode flags as described below.

Output Configuration	Operation of On Board Relays 1 & 2	Operation of 1st I/O Module (Relays 1-16)	Operation of 2nd I/O Module (Relays 1-16)
A16 Only	Simple on/off control, 2 single action, or 1 dual action controllers, determined by CONTROLLER1_MODE and CONTROLLER2_MODE registers. (See Controller Mode Registers and also note below on relay B RX timeout.)	N/A	N/A
A16 + 1 I/O Module	Functions as above if global controller flags are disabled, else available for simple on/off control or relay B RX timeout. (See Global Control Flags)	Functions as simple on/off control if global controller flags are disabled, else 16 single action controllers from input channels 1-16 or 8 dual action controllers from input channels 1-8. (See Global Control Flags)	N/A
A16 + 2 I/O Modules	Functions as above if global controller flags are disabled, else available for simple on/off control or relay B RX timeout. (See Global Control Flags)	Functions as simple on/off control if global controller flags are disabled, else 16 single action controllers from input channels 1-16 or 8 dual action controllers from input channels 1-8. (See Global Control Flags)	Functions as simple on/off control if global controller flags are disabled, else 8 dual action controllers from input channels 9-16. (See Global Control Flags)

Relay B RX Timeout

If the Zen16 on board relay's A & B are not configured as controller outputs, then relay B has an additional receiver time out feature. When enabled, this feature turns on relay B at power up and holds relay B on until it detects a specified period of inactivity on various serial ports. It then turns off relay B and keeps it off until serial activity resumes or the Zen16 is re-powered. This feature is enabled by setting the associated COMS_Timeout register for each serial port to a value > 0.

Note: Relays B is configured to function as part of a control loop then the RX Timeout feature will be disabled.

Global Control Flags

Register 4354 is a global control register which enables and controls operation of all externally connected I/O modules as shown below.

Bit	Function	SA/DA Mode	Value=0	Value=1
b0 & b3	Undefined	N/A	Should always to be set to 0	N/A
b4	Global Heat Cool Mode	Dual Action	All controllers set to single action control.	All controllers set to dual action control.
b5 - b7	Undefined	N/A	Should always to be set to 0	N/A
b8	Relay A & B ASP Override	N/A	Relays A & B are controlled by output controllers 1 and/or 2, or relay B may be controlled by receive timeout. (See relay B RX timeout and Serial Receive Timeout)	If no ASP enabled output modules are connected then onboard relays A & B are controlled by Advanced Setpoint functions. Note: The serial receive timeout feature will still override relay B so it should be disabled if relay B is used with ASP functions. (See Serial Receive Timeout for details on disabling this feature)
b9 - b15	Undefined	N/A	Should always to be set to 0	N/A

See also

Controller Setpoints

Controller Mode Registers

Controller Cooling Differential

Controller Heating Differential

Controller Deadband

Output Masks

Internal Digital Outputs

2.14.1 Controller Mode Registers

The Zen16 has up to 16 output controllers to control relay functions for heating, cooling or manual on/off control. The functionality of each controller is defined by one of the controller mode registers which contains various flags governing its operation. There is also a global mode control register which overrides specific functions of all controller mode registers (see

The controller mode registers are 16 bit unsigned registers with bit functions as shown below;

Bit	Function	SA/DA Mode	Value=0	Value=1
b0	Enable	Both	Controller Disabled.	Controller Enabled.
b1	Manual Override	Both		Manual Mode. Output State Specified by Bit 2 (SA) or bits 5,6 (DA).
b2	Manual State	Single Action	Output Off.	Output On.
b3	Reverse Action	Both	` ` `	Heating Action (Relay is on when heating required i.e when temp is below setpoint).
b4	Heat Cool Mode	Dual Action	Single action control with either one of Heating or Cooling control specified by Reverse Action Bit.	Dual Action mode with both Heat and Cool relays working.
b5	Manual Heat On	Dual Action	set.	Heat Relay On when manual override set. (Only one of bit 5 and bit 6 should be set at one time).
b6	Manual Cool On	Dual Action	set.	Cool Relay On when manual override set. (Only one of bit 5 and bit 6 should be set at one time)
b7	Scaled Integer	Dual Action	` '	Settings are DA Scaled Integers (4 words per message).
b8 - b15	Undefined		Should always to be set to 0.	

If a controller is active and then deactivated by clearing the controllers enable bit, the controllers relay state will be left in the last remaining state. It is up to the software to turn the relay to the desired state.

Controller Modes

Single Action/Dual Action.

The Single Action/Dual Action mode is specified in the Station's Advanced dialog box. Details of relay allocations are specified in the manual supplied with the station. In the Single Action Mode the behavior of the relays is defined by the control action chosen. In the Dual Action mode, the functions of the relays are fixed, but will only operate according to the control action chosen.

Dual Action Mode Relays

Relay Function Heating Cooling Heat/Cool
Relay 1 Heat Action Active Off Active
Relay 2 Cool Action Off Active Active

This is chosen so the user can switch between Heat/Cool and Heat only or Cool only and have the relay numbers stay the same.

A16

For the Single Action control mode there are 16 controllers.

For the Dual Action mode, there are 8 controllers. With the setup for the extra parameters needed for the controller coming from the controller index+8.

Name	Description	Symbol Type	Register Number	Memory Type
GLOBAL_CONTROLLER_MODE	16-bit register which acts as a global mode control for all controller registers. Setting flags in this register globally sets single or dual action.	U_16	4354	RAM/EEPROM
CONTROLLER1_MODE	16-bit register which defines the operation of controller 1.	U_16	4355	RAM/EEPROM
CONTROLLER2_MODE	16-bit register which defines the operation of controller 2.	U_16	4356	RAM/EEPROM
CONTROLLER3_MODE	16-bit register which defines the operation of controller 3.	U_16	4357	RAM/EEPROM
CONTROLLER4_MODE	16-bit register which defines the operation of controller 4.	U_16	4358	RAM/EEPROM
CONTROLLER5_MODE	16-bit register which defines the operation of controller 5.	U_16	4359	RAM/EEPROM
CONTROLLER6_MODE	16-bit register which defines the operation of controller 6.	U_16	4360	RAM/EEPROM
CONTROLLER7_MODE	16-bit register which defines the operation of controller 7.	U_16	4361	RAM/EEPROM
CONTROLLER8_MODE	16-bit register which defines the operation of controller 8.	U_16	4362	RAM/EEPROM
CONTROLLER9_MODE	16-bit register which defines the operation of controller 9.	U_16	4363	RAM/EEPROM
CONTROLLER10_MODE	16-bit register which defines the operation of controller 10.	U_16	4364	RAM/EEPROM
CONTROLLER11_MODE	16-bit register which defines the operation of controller 11.	U_16	4365	RAM/EEPROM
CONTROLLER12_MODE	16-bit register which defines the operation of controller 12.	U_16	4366	RAM/EEPROM
CONTROLLER13_MODE	16-bit register which defines the operation of controller 13.	U_16	4367	RAM/EEPROM
CONTROLLER14_MODE	16-bit register which defines the operation of controller 14.	U_16	4368	RAM/EEPROM
CONTROLLER15_MODE	16-bit register which defines the operation of controller 15.	U_16	4369	RAM/EEPROM
CONTROLLER16_MODE	16-bit register which defines the operation of controller 16.	U_16	4370	RAM/EEPROM

See also

Controller Setpoints

Controller Cooling Differential

Controller Heating Differential

Controller Deadband

Controller Outputs

Output Masks

Internal Digital Outputs

2.14.2 Controller Setpoints

For more info on the operation of controller setpoints contact Define Instruments Ltd..

Name	Description	Symbol Type	Register Number	Memory Type
CONTROLLER1_SP	16-bit register that holds the setpoint value for controller 1.	S_16	4387	RAM/EEPROM
CONTROLLER2_SP	16-bit register that holds the setpoint value for controller 2.	S_16	4388	RAM/EEPROM
CONTROLLER3_SP	16-bit register that holds the setpoint value for controller 3.	S_16	4389	RAM/EEPROM
CONTROLLER4_SP	16-bit register that holds the setpoint value for controller 4.	S_16	4390	RAM/EEPROM
CONTROLLER5_SP	16-bit register that holds the setpoint value for controller 5.	S_16	4391	RAM/EEPROM
CONTROLLER6_SP	16-bit register that holds the setpoint value for controller 6.	S_16	4392	RAM/EEPROM
CONTROLLER7_SP	16-bit register that holds the setpoint value for controller 7.	S_16	4393	RAM/EEPROM
CONTROLLER8_SP	16-bit register that holds the setpoint value for controller 8.	S_16	4394	RAM/EEPROM
CONTROLLER9_SP	16-bit register that holds the setpoint value for controller 9.	S_16	4395	RAM/EEPROM
CONTROLLER10_SP	16-bit register that holds the setpoint value for controller 10.	S_16	4396	RAM/EEPROM
CONTROLLER11_SP	16-bit register that holds the setpoint value for controller 11.	S_16	4397	RAM/EEPROM
CONTROLLER12_SP	16-bit register that holds the setpoint value for controller 12.	S_16	4398	RAM/EEPROM
CONTROLLER13_SP	16-bit register that holds the setpoint value for controller 13.	S_16	4399	RAM/EEPROM
CONTROLLER14_SP	16-bit register that holds the setpoint value for controller 14.	S_16	4400	RAM/EEPROM
CONTROLLER15_SP	16-bit register that holds the setpoint value for controller 15.	S_16	4401	RAM/EEPROM
CONTROLLER16_SP	16-bit register that holds the setpoint value for controller 16.	S_16	4402	RAM/EEPROM

See also

Controller Mode

Controller Cooling Differential

Controller Heating Differential

Controller Deadband

Controller Outputs

2.14.3 Controller Cooling Differential

For more info on the operation of controller cooling differential contact Define Instruments Ltd..

Need diagram showing operation of cooling differential.

Name	Description	Symbol Type	Register Number	Memory Type
COOL_DIFF1	16-bit register that holds the cooling differential value for controller 1.	U_16	4472	RAM/EEPROM
COOL_DIFF2	16-bit register that holds the cooling differential value for controller 2.	U_16	4473	RAM/EEPROM
COOL_DIFF3	16-bit register that holds the cooling differential value for controller 3.	U_16	4474	RAM/EEPROM
COOL_DIFF4	16-bit register that holds the cooling differential value for controller 4.	U_16	4475	RAM/EEPROM
COOL_DIFF5	16-bit register that holds the cooling differential value for controller 5.	U_16	4476	RAM/EEPROM
COOL_DIFF6	16-bit register that holds the cooling differential value for controller 6.	U_16	4477	RAM/EEPROM
COOL_DIFF7	16-bit register that holds the cooling differential value for controller 7.	U_16	4478	RAM/EEPROM
COOL_DIFF8	16-bit register that holds the cooling differential value for controller 8.	U_16	4479	RAM/EEPROM
COOL_DIFF9	16-bit register that holds the cooling differential value for controller 9.	U_16	4480	RAM/EEPROM
COOL_DIFF10	16-bit register that holds the cooling differential value for controller 10.	U_16	4481	RAM/EEPROM
COOL_DIFF11	16-bit register that holds the cooling differential value for controller 11.	U_16	4482	RAM/EEPROM
COOL_DIFF12	16-bit register that holds the cooling differential value for controller 12.	U_16	4483	RAM/EEPROM
COOL_DIFF13	16-bit register that holds the cooling differential value for controller 13.	U_16	4484	RAM/EEPROM
COOL_DIFF14	16-bit register that holds the cooling differential value for controller 14.	U_16	4485	RAM/EEPROM
COOL_DIFF15	16-bit register that holds the cooling differential value for controller 15.	U_16	4486	RAM/EEPROM
COOL_DIFF16	16-bit register that holds the cooling differential value for controller 16.	U_16	4487	RAM/EEPROM

See also

Controller Heating Differential

Controller Deadband

Controller Outputs

Controller Setpoints

Controller Mode

2.14.4 Controller Heating Differential

For more info on the operation of controller heating differential contact Define Instruments Ltd..

Need diagram showing operation of heating differential.

Name	Description	Symbol Type	Register Number	Memory Type
HEAT_DIFF1	16-bit register that holds the heating differential value for controller 1.	U_16	4504	RAM/EEPROM
HEAT_DIFF2	16-bit register that holds the heating differential value for controller 2.	U_16	4505	RAM/EEPROM
HEAT_DIFF3	16-bit register that holds the heating differential value for controller 3.	U_16	4506	RAM/EEPROM
HEAT_DIFF4	16-bit register that holds the heating differential value for controller 4.	U_16	4507	RAM/EEPROM
HEAT_DIFF5	16-bit register that holds the heating differential value for controller 5.	U_16	4508	RAM/EEPROM
HEAT_DIFF6	16-bit register that holds the heating differential value for controller 6.	U_16	4509	RAM/EEPROM
HEAT_DIFF7	16-bit register that holds the heating differential value for controller 7.	U_16	4510	RAM/EEPROM
HEAT_DIFF8	16-bit register that holds the heating differential value for controller 8.	U_16	4511	RAM/EEPROM
HEAT_DIFF9	16-bit register that holds the heating differential value for controller 9.	U_16	4512	RAM/EEPROM
HEAT_DIFF10	16-bit register that holds the heating differential value for controller 10.	U_16	4513	RAM/EEPROM
HEAT_DIFF11	16-bit register that holds the heating differential value for controller 11.	U_16	4514	RAM/EEPROM
HEAT_DIFF12	16-bit register that holds the heating differential value for controller 12.	U_16	4515	RAM/EEPROM
HEAT_DIFF13	16-bit register that holds the heating differential value for controller 13.	U_16	4516	RAM/EEPROM
HEAT_DIFF14	16-bit register that holds the heating differential value for controller 14.	U_16	4517	RAM/EEPROM
HEAT_DIFF15	16-bit register that holds the heating differential value for controller 15.	U_16	4518	RAM/EEPROM
HEAT_DIFF16	16-bit register that holds the heating differential value for controller 16.	U_16	4519	RAM/EEPROM

See also

Controller Cooling Differential

Controller Deadband

Controller Setpoints

Controller Mode

Controller Outputs

2.14.5 Controller Deadband

For more info on the operation of controller Deadband contact Define Instruments Ltd..

Need diagram showing Deadband operation.

Name	Description	Symbol Type	Register Number	Memory Type
DEADBAND1	16-bit register that holds the Deadband value for controller 1.	U_16	4536	RAM/EEPROM
DEADBAND2	16-bit register that holds the Deadband value for controller 2.	U_16	4537	RAM/EEPROM
DEADBAND3	16-bit register that holds the Deadband value for controller 3.	U_16	4538	RAM/EEPROM
DEADBAND4	16-bit register that holds the Deadband value for controller 4.	U_16	4539	RAM/EEPROM
DEADBAND5	16-bit register that holds the Deadband value for controller 5.	U_16	4540	RAM/EEPROM
DEADBAND6	16-bit register that holds the Deadband value for controller 6.	U_16	4541	RAM/EEPROM
DEADBAND7	16-bit register that holds the Deadband value for controller 7.	U_16	4542	RAM/EEPROM
DEADBAND8	16-bit register that holds the Deadband value for controller 8.	U_16	4543	RAM/EEPROM
DEADBAND9	16-bit register that holds the Deadband value for controller 9.	U_16	4544	RAM/EEPROM
DEADBAND10	16-bit register that holds the Deadband value for controller 10.	U_16	4545	RAM/EEPROM
DEADBAND11	16-bit register that holds the Deadband value for controller 11.	U_16	4546	RAM/EEPROM
DEADBAND12	16-bit register that holds the Deadband value for controller 12.	U_16	4547	RAM/EEPROM
DEADBAND13	16-bit register that holds the Deadband value for controller 13.	U_16	4548	RAM/EEPROM
DEADBAND14	16-bit register that holds the Deadband value for controller 14.	U_16	4549	RAM/EEPROM
DEADBAND15	16-bit register that holds the Deadband value for controller 15.	U_16	4550	RAM/EEPROM
DEADBAND16	16-bit register that holds the Deadband value for controller 16.	U_16	4551	RAM/EEPROM

See also

Controller Cooling Differential

Controller Heating Differential

Controller Mode

Controller Setpoints

Controller Outputs

2.14.6 Output Masks

The Zen16 also has the ability to invert the state of its controller outputs using output masks. These output masks perform an exclusive "OR" (XOR) function on the output relay state so that if the mask bit is a 1 then the output state will be inverted, and if it is a 0 then the output state will be unchanged. This register is stored in RAM and EEPROM so it's state is restored at power-up.

The following output masks are available for this purpose.

Name	Description	Symbol Type	Register Number	Memory Type
OUTPUT_MASK_RELAY_A_B	$8\mbox{-bit}$ register that holds an XOR mask which is used to invert the state of the on board relays A $\&$ B.	U_8	4424	RAM/EEPR OM
OUTPUT_MASK1_LOW	16-bit register that holds an XOR mask which is used to invert the state of outputs 1-16.	U_16	4425	RAM/EEPR OM
OUTPUT_MASK1_HIGH	16-bit register that holds an XOR mask which is used to invert the state of outputs 17-32.	U_16	4426	RAM/EEPR OM
OUTPUT_MASK2_LOW	16-bit register that holds an XOR mask which is used to invert the state of outputs 33-48.	U_16	4427	RAM/EEPR OM
OUTPUT_MASK2_HIGH	16-bit register that holds an XOR mask which is used to invert the state of outputs 49-64.	U_16	4428	RAM/EEPR OM
OUTPUT MASK3 LOW	16-bit register that holds an XOR mask which is used to invert the state of outputs 65-80.	U_16	4429	RAM/EEPR OM
OUTPUT MASK3 HIGH	16-bit register that holds an XOR mask which is used to invert the state of outputs 81-96.	U_16	4430	RAM/EEPR OM

Output Mask Relay A & B

Register (4424) is a 8 bit register used to invert the relay output states of on board relays A and B.

The individual bit functions are shown in the table below;

Bit	Description	Function
b0	Inverts the state of onboard relay A.	1 = Invert State of Relay A 0 = Relay A State Unchanged
b1	Inverts the state of onboard relay B.	1 = Invert State of Relay B 0 = Relay B State Unchanged
b2-b7	Not used. Reserved for future development.	No Function

Output Mask 1 Low

Register (4425) is a 16 bit register used to invert the relay output states of outputs 1 - 16.

Bit	Description	Function
b0	Inverts the state of output 1.	1 = Invert State of Output 1 0 = Output 1 State Unchanged
b1	Inverts the state of output 2.	1 = Invert State of Output 2 0 = Output 2 State Unchanged
b2	Inverts the state of output 3.	1 = Invert State of Output 3 0 = Output 3 State Unchanged
b3	Inverts the state of output 4.	1 = Invert State of Output 4 0 = Output 4 State Unchanged

b4	Inverts the state of output 5.	1 = Invert State of Output 5 0 = Output 5 State Unchanged
b5	Inverts the state of output 6.	1 = Invert State of Output 6 0 = Output 6 State Unchanged
b6	Inverts the state of output 7.	1 = Invert State of Output 7 0 = Output 7 State Unchanged
b7	Inverts the state of output 8.	1 = Invert State of Output 8 0 = Output 8 State Unchanged
b8	Inverts the state of output 9.	1 = Invert State of Output 9 0 = Output 9 State Unchanged
b9	Inverts the state of output 10.	1 = Invert State of Output 10 0 = Output 10 State Unchanged
b10	Inverts the state of output 11.	1 = Invert State of Output 11 0 = Output 11 State Unchanged
b11	Inverts the state of output 12.	1 = Invert State of Output 12 0 = Output 12 State Unchanged
b12	Inverts the state of output 13.	1 = Invert State of Output 13 0 = Output 13 State Unchanged
b13	Inverts the state of output 14.	1 = Invert State of Output 14 0 = Output 14 State Unchanged
b14	Inverts the state of output 15.	1 = Invert State of Output 15 0 = Output 15 State Unchanged
b15	Inverts the state of output 16.	1 = Invert State of Output 16 0 = Output 16 State Unchanged

Output Mask 1 High

Register (4426) is a 16 bit register used to invert the output states of outputs 17 - 32.

Bit	Description	Function
b0	Inverts the state of output 17.	1 = Invert State of Output 17 0 = Output 17 State Unchanged
b1	Inverts the state of output 18.	1 = Invert State of Output 18 0 = Output 18 State Unchanged
b2	Inverts the state of output 19.	1 = Invert State of Output 19 0 = Output 19 State Unchanged
b3	Inverts the state of output 20.	1 = Invert State of Output 20 0 = Output 20 State Unchanged
b4	Inverts the state of output 21.	1 = Invert State of Output 21 0 = Output 21 State Unchanged
b5	Inverts the state of output 22.	1 = Invert State of Output 22 0 = Output 22 State Unchanged
b6	Inverts the state of output 23.	1 = Invert State of Output 23 0 = Output 23 State Unchanged
b7	Inverts the state of output 24.	1 = Invert State of Output 24 0 = Output 24 State Unchanged
b8	Inverts the state of output 25.	1 = Invert State of Output 25 0 = Output 25 State Unchanged
b9	Inverts the state of output 26.	1 = Invert State of Output 26 0 = Output 26 State Unchanged
b10	Inverts the state of output 27.	1 = Invert State of Output 27 0 = Output 27 State Unchanged
b11	Inverts the state of output 28.	1 = Invert State of Output 28 0 = Output 28 State Unchanged

b12	Inverts the state of output 29.	1 = Invert State of Output 29 0 = Output 29 State Unchanged
b13	Inverts the state of output 30.	1 = Invert State of Output 30 0 = Output 30 State Unchanged
b14	Inverts the state of output 31.	1 = Invert State of Output 31 0 = Output 31 State Unchanged
b15	Inverts the state of output 32.	1 = Invert State of Output 32 0 = Output 32 State Unchanged

Output Mask 2 Low

Register (4427) is a 16 bit register used to invert the relay output states of outputs 33 - 48.

The individual bit functions are shown in the table below;

Bit	Description	Function
b0	Inverts the state of output 33.	1 = Invert State of Output 33 0 = Output 33 State Unchanged
b1	Inverts the state of output 34.	1 = Invert State of Output 34 0 = Output 34 State Unchanged
b2	Inverts the state of output 35.	1 = Invert State of Output 35 0 = Output 35 State Unchanged
b3	Inverts the state of output 36.	1 = Invert State of Output 36 0 = Output 36 State Unchanged
b4	Inverts the state of output 37.	1 = Invert State of Output 37 0 = Output 37 State Unchanged
b5	Inverts the state of output 38.	1 = Invert State of Output 38 0 = Output 38 State Unchanged
b6	Inverts the state of output 39.	1 = Invert State of Output 39 0 = Output 39 State Unchanged
b7	Inverts the state of output 40.	1 = Invert State of Output 40 0 = Output 40 State Unchanged
b8	Inverts the state of output 41.	1 = Invert State of Output 41 0 = Output 41 State Unchanged
b9	Inverts the state of output 42.	1 = Invert State of Output 42 0 = Output 42 State Unchanged
b10	Inverts the state of output 43.	1 = Invert State of Output 43 0 = Output 43 State Unchanged
b11	Inverts the state of output 44.	1 = Invert State of Output 44 0 = Output 44 State Unchanged
b12	Inverts the state of output 45.	1 = Invert State of Output 45 0 = Output 45 State Unchanged
b13	Inverts the state of output 46.	1 = Invert State of Output 46 0 = Output 46 State Unchanged
b14	Inverts the state of output 47.	1 = Invert State of Output 47 0 = Output 47 State Unchanged
b15	Inverts the state of output 48.	1 = Invert State of Output 48 0 = Output 48 State Unchanged

Output Mask 2 High

Register (4428) is a 16 bit register used to invert the output states of outputs 49 - 64.

Bit	Description	Function
b0	Inverts the state of output 49.	1 = Invert State of Output 49 0 = Output 49 State Unchanged
b1	Inverts the state of output 50.	1 = Invert State of Output 50 0 = Output 50 State Unchanged
b2	Inverts the state of output 51.	1 = Invert State of Output 51 0 = Output 51 State Unchanged
b3	Inverts the state of output 52.	1 = Invert State of Output 52 0 = Output 52 State Unchanged
b4	Inverts the state of output 53.	1 = Invert State of Output 53 0 = Output 53 State Unchanged
b5	Inverts the state of output 54.	1 = Invert State of Output 54 0 = Output 54 State Unchanged
b6	Inverts the state of output 55.	1 = Invert State of Output 55 0 = Output 55 State Unchanged
b7	Inverts the state of output 56.	1 = Invert State of Output 56 0 = Output 56 State Unchanged
b8	Inverts the state of output 57.	1 = Invert State of Output 57 0 = Output 57 State Unchanged
b9	Inverts the state of output 58.	1 = Invert State of Output 58 0 = Output 58 State Unchanged
b10	Inverts the state of output 59.	1 = Invert State of Output 59 0 = Output 59 State Unchanged
b11	Inverts the state of output 60.	1 = Invert State of Output 60 0 = Output 60 State Unchanged
b12	Inverts the state of output 61.	1 = Invert State of Output 61 0 = Output 61 State Unchanged
b13	Inverts the state of output 62.	1 = Invert State of Output 62 0 = Output 62 State Unchanged
b14	Inverts the state of output 63.	1 = Invert State of Output 63 0 = Output 63 State Unchanged
b15	Inverts the state of output 64.	1 = Invert State of Output 64 0 = Output 64 State Unchanged

Output Mask 3 Low

Register (4429) is a 16 bit register used to invert the relay output states of outputs 65 - 80.

Bit	Description	Function
b0	Inverts the state of output 65.	1 = Invert State of Output 65 0 = Output 65 State Unchanged
b1	Inverts the state of output 66.	1 = Invert State of Output 66 0 = Output 66 State Unchanged
b2	Inverts the state of output 67.	1 = Invert State of Output 67 0 = Output 67 State Unchanged
b3	Inverts the state of output 68.	1 = Invert State of Output 68 0 = Output 68 State Unchanged

b4	Inverts the state of output 69.	1 = Invert State of Output 69 0 = Output 69 State Unchanged
b5	Inverts the state of output 70.	1 = Invert State of Output 70 0 = Output 70 State Unchanged
b6	Inverts the state of output 71.	1 = Invert State of Output 71 0 = Output 71 State Unchanged
b7	Inverts the state of output 72.	1 = Invert State of Output 72 0 = Output 72 State Unchanged
b8	Inverts the state of output 73.	1 = Invert State of Output 73 0 = Output 73 State Unchanged
b9	Inverts the state of output 74.	1 = Invert State of Output 74 0 = Output 74 State Unchanged
b10	Inverts the state of output 75.	1 = Invert State of Output 75 0 = Output 75 State Unchanged
b11	Inverts the state of output 76.	1 = Invert State of Output 76 0 = Output 76 State Unchanged
b12	Inverts the state of output 77.	1 = Invert State of Output 77 0 = Output 77 State Unchanged
b13	Inverts the state of output 78.	1 = Invert State of Output 78 0 = Output 78 State Unchanged
b14	Inverts the state of output 79.	1 = Invert State of Output 79 0 = Output 79 State Unchanged
b15	Inverts the state of output 80.	1 = Invert State of Output 80 0 = Output 80 State Unchanged

Output Mask 3 High
Register (4430) is a 16 bit register used to invert the output states of outputs 81 - 96.

Bit	Description	Function
b0	Inverts the state of output 81.	1 = Invert State of Output 81 0 = Output 81 State Unchanged
b1	Inverts the state of output 82.	1 = Invert State of Output 82 0 = Output 82 State Unchanged
b2	Inverts the state of output 83.	1 = Invert State of Output 83 0 = Output 83 State Unchanged
b3	Inverts the state of output 84.	1 = Invert State of Output 84 0 = Output 84 State Unchanged
b4	Inverts the state of output 85.	1 = Invert State of Output 85 0 = Output 85 State Unchanged
b5	Inverts the state of output 86.	1 = Invert State of Output 86 0 = Output 86 State Unchanged
b6	Inverts the state of output 87.	1 = Invert State of Output 87 0 = Output 87 State Unchanged
b7	Inverts the state of output 88.	1 = Invert State of Output 88 0 = Output 88 State Unchanged
b8	Inverts the state of output 89.	1 = Invert State of Output 89 0 = Output 89 State Unchanged
b9	Inverts the state of output 90.	1 = Invert State of Output 90 0 = Output 90 State Unchanged
b10	Inverts the state of output 91.	1 = Invert State of Output 91 0 = Output 91 State Unchanged
b11	Inverts the state of output 92.	1 = Invert State of Output 92 0 = Output 92 State Unchanged

b12	Inverts the state of output 93.	1 = Invert State of Output 93 0 = Output 93 State Unchanged
b13	Inverts the state of output 94.	1 = Invert State of Output 94 0 = Output 94 State Unchanged
b14	Inverts the state of output 95.	1 = Invert State of Output 95 0 = Output 95 State Unchanged
b15	Inverts the state of output 96.	1 = Invert State of Output 96 0 = Output 96 State Unchanged

2.15 Serial Port

The Zen16 controller has 3 independent serial communications channels, each with different hardware interface options and baud rate options as shown below.

Serial Port Number	Hardware Interface Options	Baud Rate Options
1	RS422/RS485 or Ethernet (options must be specified at time of order)	Adjustable from 2400-230400 baud (all modes except Ethernet) Fixed at 230400 baud with Ethernet option installed. (See Port 1)
2	RS232/RS485 (automatic detection of RS232 input)	Adjustable from 2400-230400 baud. (See Port 2)
3	5v TTL levels via a quad 2.5mm jack socket. USB adapter available from Define Instruments Ltd	Adjustable from 2400-19200 baud. (See <u>Port 3</u>)

Serial Port Modes - Registers 8215 - 8217

Registers 8215 to 8217 are 8 bit registers which control the functionality of serial ports 1 to 3 respectively. The following table shows the register value for currently available serial port protocols.

Mode
ASCII
Modbus RTU slave
Macro Master mode
Printer
Modbus/TCP wrap.
Intech/Modbus RTU slave.
LCD touch panel
Modbus RTU Master
Bridge to port 1.
Bridge to port 2.
Bridge to port 3.
Ethernet IP (firmware V0.08.01 onwards)

Note: Some of the above protocols shown above are specific to different serial ports and some require special hardware support. Please check with modes for <u>Port 1</u>, <u>Port 2</u>, and <u>Port 3</u>.

Register 8219 - Serial Port In Use

Register 8219 is an 8-bit register that reports which serial port is currently in use. Because the Zen16 Series controllers have multiple serial ports it may be necessary for an external device to know which one it is currently using. For example, a read of 8219 via serial port 1 results in a number 1 being returned.

Name	Description	•	Register Number
SERIAL_PORT_NO	8-bit read only register shows which serial port is being accessed	U_8_R	8219

See also

ASCII Mode Format

ASCII Text Registers

Modbus Master

Port 1

Port 2

Port 3

2.15.1 Serial Port Settings

Registers 8207 to 8209 are 8-bit registers used to store the serial port settings for serial ports 1 to 3. Bits 0 to 2 are used to hold the baud rate information. Bit 3 is used to select between 7 or 8 data bits. Bits 4 and 5 are used to select the parity type. Bits 6 and 7 allow different transmit delay times to be selected. The various options available are shown as follows:

Bits 7, 6 Transmit delay

00 = 2 milliseconds

01 = 20 milliseconds

10 = 50 milliseconds

11 = 100 milliseconds

Bits 5, 4 **Parity**

00 = no parity

01 = odd parity

10 = even parity

Bit 3 Data bits

0 = 8 data bits

1 = 7 data bits

Bits 2, 1, 0 **Baud rate**

000 = 2400 baud

001 = 4800 baud

010 = 9600 baud

011 = 19200 baud

100 = 38400 baud 101 = 57600 baud

110 = 115200 baud

111 = 230400 baud

NOTE: The baud rates shown above are not available on all ports. Please check bauds rates for Port 1, Port 2 and Port 3

NOTE: If these registers are modified via the serial port, the controller response (and any subsequent communications) is issued at the new modified baud rate/parity settings and may result in a communications error at the master device.

2.15.2 Serial Address

These are 8-bit registers that set the serial address for serial ports 1 - 3 respectively. The controller address can be set from 1 to 255. The controller address should not be set to 0 as this address is

reserved (all controllers respond to a request at address zero).

2.15.3 Serial Strings In Macro Master Mode

The serial receive protocol for macro master mode is not set in firmware, it is user defined in the macro. For each serial channel, the start of string character, end of string character, and string length can be defined. The following table shows which register groups are used for this purpose.

Register Group	Serial Port	Memory Type
8509/8226/8230	Port 1	RAM/EEPROM
8510/8227/8231	Port 2	RAM/EEPROM
8511/8228/8232	Port 3	RAM/EEPROM

Start Of String Character - (Registers 8509 - 8511)

Registers 8509 to 8511 are 8 bit unsigned registers that define the start of string characters used in macro master mode for serial ports 1 -3 respectively.

Start of string character **not zero** - Setting one of these registers to a any value other than zero will cause the respective serial port to search incoming serial data for a character that matches the start of string character. If an incoming character does the match the start of string character, the new character is stored in the first byte of the serial receive buffer and the serial port will continue receiving data until string length and/or end of string conditions are met (see details below). If the incoming character does not match the start of string it is ignored and the serial port continues searching for a correct start of string character.

Start of string character **zero** - Setting one of these registers to a value of zero prevents the respective serial port from searching for a start of string character. In this mode each new byte of data received is stored in the serial receive buffer until string length and/or end of string conditions are met (see details below).

String Length Character - (Registers 8230-8232)

Registers 8230 to 8232 are 8 bit unsigned registers that define the string length used in macro master mode for serial ports 1 -3 respectively.

Note: the following logic for the string length character will only become active when the conditions specified by the start of string character have been met (see details above).

String length **not zero** - Setting the string length register to a value other than zero will cause the respective serial port to keep adding incoming serial data to it's serial receive buffer until the number of bytes in the buffer is equal to the string length value. Once it has received the specified number of bytes, it will then do one of two options.

- 1) If the end of string character for the respective serial port is disabled (i.e. set to a value of zero), the receive ready flag will be set and further reception will be disabled.
- 2) If the end of string character for the respective serial port is enabled (i.e. set to a non zero value), the serial port will continue receiving data into it's serial receive buffer until it receives the specified end of string character. At this point the receive ready flag will be set and further reception will be disabled.

String length **zero** - Setting the string length register to a value of zero will cause the respective serial port to keep adding incoming serial data into the serial receive buffer until one of the following two conditions has been satisfied.

- 1) If the end of string character for the respective serial port is disabled (i.e. set to a value of zero), the serial port will continue receiving data into it's serial receive buffer until it's serial receive buffer is full (i.e. 255 bytes have been received). At this point the receive buffer overflows and it is reset to start looking for a new string.
- 2) If the end of string character for the respective serial port is enabled (i.e. set to a non zero

value), the serial port will continue receiving data into it's serial receive buffer until it receives the specified end of string character. At this point the receive ready flag will be set and further reception will be disabled.

End Of String Character - (Registers 8226 - 8228)

Registers 8226 to 8228 are 8 bit unsigned registers that define the end of string characters used in macro master mode for serial ports 1 -3 respectively.

Note: the following logic for the end of string character will only become active when the conditions specified by the start of string character and the string length character have been met (see details above).

End of string character **not zero** - Setting the end if string register to a value other than zero will enable the detection of an end of string character. If the conditions specified for the start of string character and the string length character have been satisfied, then the serial port will continue receiving data into it's serial receive buffer until it receives the specified end of string character. At this point the receive ready flag will be set and further reception will be disabled.

End of string character **zero** - Setting the end if string register to a value of zero will disable the detection of an end of string character. If the conditions specified for the start of string character and the string length character have been satisfied, then the serial port will continue receiving data into it's serial receive buffer until it's serial receive buffer is full (i.e. 255 bytes have been received). At this point the receive buffer overflows and it is reset to start looking for a new string.

Note: Although it is possible to disable all of the above registers (i.e. all set to zero), this is not the recommended mode of operation as it will eventually cause the receive buffer to over flow, which in turn will cause the buffer to be flushed and the serial port to be reset. If you want to receive a large number of bytes without specifying a start or end character, then you should set only the string length to a large number (< 255).

2.15.4 Serial Receive Count

Registers 8454 to 8456 are 8-bit registers that show the received message length for serial ports 1 - 3 respectively (i.e. how many bytes have been received by the serial port in a message). Although these registers can be read in all serial modes, their main purpose is for use in master mode under macro control of the serial ports.

2.15.5 Serial Transmit Count

Registers 8465 to 8467 are 8-bit unsigned registers that relate to the number of bytes to be transmitted by serial ports 1 - 3 respectively. They are only intended for use with the serial port set in Macro master mode.

Writing To The Transmit Count Register

Normally the 'PRINT' command is used in a macro to send an ASCII string out via one of the serial ports. However sometimes it may be necessary to send non ASCII strings or complicated strings which need extra processing for checksums etc. In this case the macro would write directly to the serial buffer and load the outgoing string byte by byte. When this process has been completed, the string is transmitted by writing the length of the string to the appropriate TRANSMIT_COUNT register.

NOTE: The serial port must be operating in Macro Master mode for correct operation.

Reading The Transmit Count Register

Reading the transmit count register while a string is being transmitted will show the progress of the transmit process by pointing to the next byte to be transmitted.

2.15.6 Serial Receive Timeout

The serial receive time out registers (COMS_TIMEOUT1 - COMS_TIMEOUT3) work in conjunction with the RECEIVE_IDLE_TIMEx registers to detect a break or malfunction on a particular serial communications port. Once the timeout period is exceeded, the Zen16 on board relay 2 will turn off to signal an error or reset any external com's equipment such as modems etc.

NOTE: Relay 2 will only operate in this manner if it is not configured for any other control mode. (See Relay 2 RX Timeout for more information on this feature).

Each serial port has an associated COMS_TIMEOUTx register and a RECEIVE_IDLE_TIMEx register. The RECEIVE_IDLE_TIMEx register is reset to zero whenever activity is detected on the related serial port. When no activity is present, RECEIVE_IDLE_TIMEx counts up in 1 second intervals. When the value of RECEIVE_IDLE_TIMEx exceeds the limit set by COMS_TIMEOUTx, then relay 2 is turned off and held off until serial activity resumes or the Zen16 is re-powered.

This feature can be individually enabled for each serial port by setting the value of its related COMS_TIMEOUTx register to greater than 0. If COMS_TIMEOUTx equals 0 then the feature is disabled for that particular serial port, but it can still be enabled for other serial ports. If multiple serial ports are enabled, then the first one to exceed its timeout value will turn off relay 2.

See also

Relay 2 RX Timeout

2.15.7 ModBus Master

The Modbus master macro is a special macro area which can be used to configure the Zen16 controller as a Modbus master which is capable of reading and writing to other Modbus slave devices. Several special Modbus macro commands are included which can only be used in the MODBUS_MASTER_MACRO. In addition, all other macro commands can be used as well. (Note: Although the MODBUS_MASTER_MACRO is primarily designed for the purpose of providing a Modbus master function, it can be used for other purposes and does not strictly require the inclusion of any Modbus macro commands).

When implementing a Modbus master function the desired serial port(s) must also be set to Modbus master mode. See <u>serial port modes</u>.

Dual Master/Slave Function.

Zen16 firmware revisions V0.07.07 onwards support dual Modbus Master/Slave mode. This was designed for applications where the Zen16 is operating as the primary Modbus master, but may need to accessed for maintenance and configuration from time to time. (See note below on dual mode with Ethernet operation).

The operation of the dual master/slave function is as follows. Normally the Zen16 will be operating in Modbus master mode, and each time it receives an incoming reply it compares the slave address (unit ID) to ensure it matches the slave it tried to access. If it finds the unit ID is different to what it expected, it then checks to see if the incoming slave address matches the its own address. If it does then it switches out of Modbus master mode temporarily and starts operating as a Modbus slave. It will stay in Modbus slave mode as long as it continues to receive incoming messages within the time period specified by RESPONSE_TIME. If there are no messages received within this time it then switches back to Modbus master mode.

NOTE: Modbus was not designed to be operated with more than 1 master on the bus so using the dual mode function does not comply with the standard. It may take several attempts for a secondary master to connect with the Zen16 when its operating in Modbus Master mode and the integrity of data on the bus may be compromised during this time. This is particularly true when POLL_TIME is set to very small values or when there is a large amount of Modbus Master traffic. Care should be taken when using this mode. It is recommended that POLL_TIME be set to value which provides sufficient idle periods on the bus and any secondary slave should time its connection attempts to occur during these idle periods.

Note: To use this feature the address (unit ID) of the Zen16 acting as the primary master should be set to a unique address which is not used by any other slaves on the bus.

Modbus Master Registers

The Modbus Master mode can only be used under the control of the Modbus Master macro. The registers shown below are only intended for this use.

Name	Description	Symbol Type	Register Number
CRC_ERROR	Read only flag - response from slave received with CRC checksum error.	B_5	8464
DATA_ERROR	Read only flag - Modbus attempted to read/write incorrect data type to slave.	B_6	8464
MESSAGE_COMPLETE	Read only flag - previous message transaction is completed correctly.	B_7	8464
MESSAGE_TIMEOUT	Read only flag - no response received from slave.	B_4	8464
MODBUS_MASTER_FLAGS	8-bit read only register which contains status flags for the Modbus master macro.	U_8_R	8464
POLL_TIME	8-bit register which sets the polling time for the Modbus master macro (1 count = 0.01 seconds).	U_8	8462
RESPONSE_TIME	8-bit register which sets the message response timeout for the Modbus master macro (1 count = 0.1 seconds).	U_8	8463

Modbus/TCP Master Mode

Serial port 1 can be configured to provide Modbus/TCP Master operation with specific hardware fitted. You will need to contact Define Instruments Ltd. and specify this at the time of ordering as this option is not upgradable in the field.

NOTE: Once the hardware Modbus/TCP Ethernet option is fitted to port 1, the port is restricted to operate only in Modbus/TCP Master mode or Modbus/TCP slave mode depending on how the Ethernet adapter has been configured. (Dual master/slave mode is not available with the standard Ethernet option. If you require this functionality in Ethernet mode contact your Zen16 distributor for more information.)

Simple Modbus Master Example

The following example shows a typical Modbus master implementation in the MODBUS_MASTER_MACRO. This example shows the simplest form of the command which allows one register to be read or written in each Modbus command. (See the section below on Zen16 enhancements)

```
Modbus Master Macro:
 &POLL_TIME =10
                                    //100mS (1 COUNT = 10mS)
 &RESPONSE TIME=5
                                    //0.5S (1 count = 0.1S)
 MODBUS_READ 1 (1,40004,&CH3,MB LONG)
 GOSUB CHECK MESSAGE
 MODBUS WRITE 1 (1,&CH4,40005,MB LONG)
 GOSUB CHECK MESSAGE
 MODBUS READ 1 (1,30005,&CH2,MB LONG)
 GOSUB CHECK MESSAGE
RETURN
CHECK MESSAGE:
 IF (&MODBUS MASTER FLAGS AND 0x7F) != 0 THEN
          ERROR - "+&MODBUS MASTER FLAGS+"
 WRITE "
 ENDIF
RETURN
```

As shown in the above example, the MODBUS_READ and MODBUS_WRITE commands have a similar format. The number following the command (i.e. outside the brackets) specifies the serial port number to be used for the Modbus master mode. Then inside the brackets the format is as follows;

([slave device address],[Modbus source register],[Modbus destination register],[register type])

[slave device address] = controller address of the Modbus slave can be a number from 0 to 247.

[Modbus source register] = in a read command this can be a number from 30001 to 49999. For a write command you can specify the register name and the compiler while calculate the register number.

[Modbus destination register] = in a write command this can be a number from 30001 to 49999. For a read command you can specify the register name and the compiler while calculate the register number.

[register type] = This specifies the size and type of the register being accessed with the following options being available.

MB_BIT Not supported at present

MB_BYTE 8 bit register
MB_SHORT 16 bit register
MB_24 24 bit register

MB 24 SWAPPED 24 bit register with MSW and LSW swapped

MB_LONG 32 bit register

MB_LONG_SWAPPED 32 bit register with MSW and LSW swapped

MB FLOAT 32 bit single precision floating point register

MB_FLOAT_SWAPPED 32 bit single precision floating point register with MSW and

LSW swapped

MB STRING Text string register (only supported with enhanced command format -

see note below)

NOTE:

If the register types for the source and destination registers in the Modbus command do not match, the Zen16 will attempt to correct this if possible. In the case of a float/fixed point mismatch, the Zen16 will attempt to type cast the value into the different format, but this will not always be possible in the case of large floating point numbers so the user should be careful if using this feature to ensure that range problems do not occur.

Currently Supported Functions

At present input registers (30000 range) and holding registers (40000 range) are supported in the Modbus master mode.

Modbus Master Flags

Register 8464 (MODBUS_MASTER_FLAGS) can be used in Modbus Master mode to determine if a transmission error occurred in the previous communication. The following errors are possible.

- Bits 0 3 (Standard Modbus Exception Error Codes)
 - 1 = Illegal function call (function call not supported by slave)
- 2 = Illegal data address (the data address specified in the command is not available in the slave)
 - 3 = Illegal data value (a data value specified in the command is not in the acceptable range)
 - 4 = Slave device failure
 - 5 = Acknowledge
 - 6 = Slave device busy
 - 7 = Negative acknowledge
 - 8 = Memory parity errors
- **Bit 4** = Message timeout
- Bit 5 = CRC receive error
- **Bit 6** = data type error

Bit 7 = Reception complete and ready for new command

Poll Time

Register 8462 is an 8 bit register that defines the rate at which the Modbus master macro is executed. Each count of the POLL_TIME register represents a time interval of 10mS so a value of 100 would result in the Modbus master macro being executed once a second. If a value of 0 is written to POLL_TIME the Modbus master macro will execute as fast as the operating system will allow.

Register 8462 defaults to a value of 10 (i.e. 0.1S) each time the controller is powered up and any writes to this register are stored in volatile memory which is lost at power down. For this reason the register &POLL_TIME should be written in either the RESET_MACRO or the MODBUS MASTER MACRO.

Response Time

Register 8463 is an 8 bit register that defines the maximum time the Modbus master will wait for a slave to respond. Each count of the RESPONSE_TIME register represents a time interval of 100mS so a value of 10 would result in the Modbus master waiting for up to a second for a slave response. If the slave device fails to respond within the set time, bit 4 of the MODBUS_MASTER_FLAGS register is set and the Modbus master macro continues execution at the next line of macro code.

Register 8463 defaults to a value of 10 (i.e. 1S) each time the controller is powered up and any writes to this register are stored in volatile memory which is lost at power down. For this reason the register &RESPONSE_TIME should be written in either the RESET_MACRO or the MODBUS MASTER MACRO.

Zen16 Modbus Master Enhancements

The Modbus master example shown above is the simplest from of Modbus master command. The Zen16 has been enhanced to allow block reads and writes of registers and also to allow variable expressions in the Modbus master command. This allows the implementation of more efficient and more compact Modbus master macros, saving processing time and macro memory space. The enhanced form of the Modbus master commands are shown below.

MODBUS_READ [serial port number] ([slave address],[remote source register],[local destination register],[register type],[number of registers to be read])

MODBUS_WRITE [serial port number] ([slave address],[local source register],[remote destination register],[register type],[number of registers to be written])

In the enhanced command:

[slave device address] = controller address of the Modbus slave. Can either be a number from 0 to 247 or can also be a variable register which holds a number from 1 to 247.

[remote source register] = this can be a constant (i.e. number from 1 to 19999) or it can be a variable register which holds a number from 1 to 19999 or it can be an expression.

[remote destination register] = this can be a constant (i.e. number from 1 to 19999) or it can be a variable register which holds a number from 1 to 19999 or it can be an expression.

Note: With the enhanced command format you no longer need to specify the address in the 30000 or 40000 format for remote registers. You should now just specify the register number only without the 30000 or 40000 offset. The [register type] field now specifies whether the register is an input or holding register.

[local source register] = this must be specified as a register, with or without array index.

[local destination register] = this must be specified as a register, with or without array index.

[register type] = this is similar to the simple example above but it must also have either +MB_HOLD or +MB_INPUT added to the end to specify whether the register is a holding register or an input register. So a typical example would be MB_LONG+MB_HOLD. The enhanced command also

includes the new register type of MB_STRING which allows the reading and writing to text string registers via the Modbus master mode. See note below on Text Strings.

[number of registers to be read] = This field is mandatory for the enhanced Modbus master command and must be a constant greater than zero. The following range is allowed for different commands with different register types. (See note below regarding use of this field for with the register type MB_STRING)

```
Read Commands
1 to 250 for MB_TEXT
1 to 125 for MB_BYTE, MB_SHORT
1 to 62 for MB_24, MB_24_SWAPPED, MB_LONG, MB_LONG_SWAPPED, MB_FLOAT, MB_FLOAT_SWAPPED

Write Commands
1 to 246 for MB_TEXT
1 to 123 for MB_BYTE, MB_SHORT
1 to 61 for MB_24, MB_24_SWAPPED, MB_LONG_SWAPPED, MB_FLOAT, MB_FLOAT_SWAPPED
```

Block Reads/Writes In Modbus Master Commands

The first Modbus master example shown above only allows 1 register to be read or written to in each Modbus master command line. The Zen16 controller now allows blocks of registers to be read or written to using a single Modbus read or write command. The following example shows the new form.

```
MODBUS_READ 2 (1, 111, &AUX1, MB_LONG+MB_HOLD, 6)
MODBUS_WRITE 1 (1, &SETPOINT1, 111, MB_LONG+MB_HOLD, 6)
```

Using Variables In Modbus Master Commands

With the simplest form of the Modbus master command the parameters are specified directly in the command (i.e. with fixed values). The Zen16 controller has some new enhancements which allow variables and expressions to be used in the Modbus master command. This allows for next loops to be used with Modbus master commands and greatly reduces the amount of macro code needed. The following example shows how variables and expressions can be used with the new Modbus master command.

```
#src = addr(&SETPOINT1)
for #address = 1 to 6
   MODBUS_READ 2 (#address, #src, &AUX1[#address-1], MB_LONG+MB_HOLD, 1)
   #src = #src + 2
next #address
```

The example above could be used to read data from 6 other Define Instruments Ltd. controllers with addresses 1 - 6. It would read the value of setpoint1 in controller 1 and store it in &AUX1. Then it would read the value of setpoint2 in controller 2 and store it in &AUX2 and so on.

Text Strings In Modbus Master Mode

The simple form of the Modbus master command did not allow text strings to be accessed via the Modbus master command but the enhanced command does. To read or write to a text string register the register type should be specified as MB_STRING. In this mode the field [number of registers to be read] is interpreted as [number of characters to be read] and any where from 1 to 250 characters can be read. Only one text string register can be read with each command - reading of successive text registers is supported.

Note: If [number of characters to be read] is set to a value which is greater than the actual size of the text string in the remote register, the excess characters are padded out with ASCII nulls (0x00). Although this condition is acceptable it is not very efficient as extends the length of the string by adding unnecessary bytes. For this reason the [number of characters to be read] should match the size of the remote text register.

2.15.8 Bridging Modes

The Zen16 controller also supports a transparent bi-directional serial bridge mode between any two serial ports. This mode allows serial traffic from one serial port to be bridged to another port with differing baud rate and parity settings on each port.

Note: both ports must be set to bridging mode for correct operation. So if for example you wanted to bridge port 1 and port 2, you would setup port 1 serial mode to be "Bridge to port 2" and setup port 2 serial mode to be "Bridge to port 1".

Serial Buffering

In bridge mode incoming serial data is buffered until the receiver encounters a gap in the transmission of greater than 3.5 character spaces. This then triggers the outgoing transmission on the bridged port so that all data bytes are sent contiguously in a single frame. This allows for protocols such as Modbus to be used with different baud rates without violating timing requirements.

Note: serial buffering will cause a data delay across the bridge which may need to be compensated for in some systems. Serial buffering was only applied to firmware version V0.07.08 onwards so older firmware does not include buffering and may not be suitable for some protocols.

Serial Escape Sequence

Once the Zen16 has been set to bridge mode, the serial ports involved can only pass data between each other in a transparent bridge. Neither serial port can access the Zen16's internal registers in this mode. However an escape sequence can be sent to one of the bridged ports to force it out of bridge mode and cause it to enter Modbus slave mode.

The escape sequence consists of sending a separate 2 byte frame consisting of the ASCII characters <DLE><EOT>. The DLE (Data Link Escape) character is an 0x10 hex followed by the EOT (End Of Transmission) character 0x04 hex. The escape sequence will not work if it is found in frame greater than 2 bytes so it must be sent with the 3.5 character gaps before and after it.

Note: when an escape sequence is received in bridge mode, only the receiving port is set to Modbus slave mode. The other bridged serial port will still be set to bridge mode. Provided that there is no traffic on the other bridged serial port, the first serial port will still function correctly in Modbus slave mode, allowing the user to change the configuration of the other bridged serial port to the desired mode.

Note: the serial escape sequence was only applied to firmware version V0.07.08 onwards. Older firmware requires the user to manually change the serial mode out of bridging mode.

Ethernet To Serial Bridging

If port 1 is fitted with an Xport Ethernet adapter, bridging is also possible from Ethernet to port 2 (RS232/485) or to port 3 (USB adapter). In this case care must be taken to specify the correct baud rate for the Ethernet adapter being used. The Modbus/TCP version of the Xport communicates to the Zen16 at 115200 baud while the ASCII version of the Xport communicates at 230400 baud. The user must select the appropriate baud rate for port 1 depending on the adapter used.

See also

Port 1

Port 2

Port 3

2.15.9 Port 1

Serial port 1 can be supplied with a RS422/RS485 option or an Ethernet option. (Options must be specified at time of order - not upgradable in field)

The following table shows all registers associated with serial port 1.

Name	Description	Symbol Type	Register Number	Memory Type
BAUDRATE1	8-bit register sets the serial port 1 baud rate (0 = 2400 , 1 = 4800 , 2 = 9600 , 3 = 19200 , 4 = 38.4 k, 5 = 57.6 k, 6 = 115.2 k, 7 = 230.4 k).	U_8	8207	RAM/EEPROM
SERIAL_BUFFER1	Start of serial transmit/receive buffer for port 1 (255 bytes long).	U_8	12289	RAM
RECEIVE COUNT1	16-bit register which shows how many characters have been received by the serial port 1.	U_16	8454	RAM
TRANSMIT_COUNT1	16-bit register which sets how many characters are to transmitted by the serial port 1.	U_16	8465	RAM
RECEIVE_FLAGS1	$\ensuremath{8}\text{-bit}$ register. Serial receive flags. Used in master mode.	U_8	8234	RAM
RECEIVE_READY1	This flag shows that a new message string has been received on port 1 in master mode.	B_0	8234	RAM
RECEIVE_RESULT1	32-bit register holds the 1st numeric value received in a string via serial port 1.	S_32	349	RAM
SERIAL ADDRESS1	8-bit register holds the serial address of the controller.	U_8	<u>8211</u>	RAM/EEPROM
SERIAL_MODE1	8-bit register sets the serial mode for port 1.	U_8	8215	RAM/EEPROM
SERIAL_POINTER1	16-bit pointer used for string compare commands with serial port 1.	U_16	8458	RAM
START OF STRING CHARACTER 1	8-bit register. Sets ASCII character for the start of serial receive string in master mode for port 1.	U_8	<u>8509</u>	RAM/EEPROM
END OF STRING CHARACTER1	8-bit register. Sets ASCII character for the end of serial receive string in master mode for port 1.	U_8	8226	RAM/EEPROM
STRING_LENGTH1	8-bit register. Sets string length of serial receive string in master mode for port 1.	U_8	8230	RAM/EEPROM
RECEIVE_IDLE_TIME1	16-bit register. Shows seconds of inactivity on serial port 1. (max. count = 65535 seconds)	U_16	4572	RAM
COMS_TIMEOUT1	16-bit register that specifies the timeout interval in seconds of inactivity on serial port 1. (Range 0 - 65535 seconds, 0=disabled). See Relay 2 RX Timeout)	U_16	4568	RAM/EEPROM
ETHERNET_ADAPTOR	1 bit read only flag that indicates the presence of an Ethernet adaptor on serial port 1.	B_1_R	8222	RAM
PORT1_FLOW_CONTROL	1 bit flag located in the global mode flags register that ienables hardware flow control on serial port 1. (Note : this is only inytended for use with RS232. It should be disabled when using RS485).	B_0	<u>8201</u>	RAM/EEPROM

Serial Port 1 Modes - Registers 8215

Registers 8215 is an 8 bit register which controls the serial protocol used by serial port 1. The following table shows the register value for currently available serial protocols.

Value	Mode
0	ASCII
1	Modbus RTU slave (or ModbusTCP slave with Ethernet option fitted).
2	Macro Master mode.(See Modbus/TCP Slave Mode)
3	Printer
4	Modbus/TCP wrap.
5	Intech/Modbus RTU slave. (default)
6	LCD touch panel
7	Modbus RTU Master. (See Modbus/TCP Master Mode)
8	N/A - (bridge to port 1 for other serial ports)
9	Bridge to port 2.
10	Bridge to port 3.

11 Ethernet IP (firmware V0.08.01 onwards)

Note: When set to Modbus RTU slave mode, any packets that do not comply with the Modbus format will be interrogated as possible ASCII packets (i.e. mode 0 above - this should not be confused with Modbus ASCII packets).

Baud Rates - Port 1

The baud rates for port 1 are controlled by bits 0 to 2 of register 8207 and the available options are shown below.

Bits 2, 1, 0 Baud rate

000 = 2400 baud

001 = 4800 baud

010 = 9600 baud (default)

011 = 19200 baud

100 = 38400 baud

101 = 57600 baud

110 = 115200 baud

111 = 230400 baud.

The Zen16 controller can be supplied with either an Ethernet or RS422/RS485 option fitted to serial port 1. If the RS422/RS485 option is detected then the above baud rates are available. If an Ethernet adapter is detected, the internal serial baud rate for port 1 will be set according to the serial mode being used. If Modbus master or slave modes are being used then the baud rate will be preset to 115200,8,N,1 baud for an Xport Modbus/TCP adapter. For all other modes (except bridging modes) the baud rate will be preset to 230400,8,N,1 baud for an Xport ASCII adapter. Bridging modes can be used with either type of Xport Ethernet adapter so for these modes the user must select the appropriate baud rate setting.

Number of Data Bits - Port 1

Bit 3 of register 8207 allows the user to select whether they require 7 or 8 bit data. This option is only available when the Macro Master mode protocol is selected.

Bit 3 Data bits

0 = 8 data bits (default)

1 = 7 data bits

Parity Setting - Port 1

Bits 4 & 5 of register 8207 allow the user to select a parity setting as per the options below.

Bits 5, 4 Parity

00 = no parity (default)

01 = odd parity

10 = even parity

Transmit Delay - Port 1

To allow for slower devices, a transmit delay is available for most serial protocols. Bits 6 and 7 of register 8207 allow different transmit delay times to be selected. The various options available are shown as follows:

Bits 7, 6 Transmit delay

00 = 2 milliseconds (default)

01 = 20 milliseconds

10 = 50 milliseconds

11 = 100 milliseconds

2.15.9.1 Ethernet Option

If your Zen16 controller has some form of Ethernet option fitted, then the following registers are used to report (or in some cases configure) IP addresses.

Name	Description	Symbol Type	Register Number	Memory Type
IP_ADDRESS_MSW	16-bit register holds the most significant word (i.e. 2 top octets) of the IP address on the LAN.	U_16	4649	RAM/EEPROM
IP_ADDRESS_LSW	16-bit register holds the least significant word (i.e. lower 2 octets) of the IP address on the LAN.	U_16	4649	RAM/EEPROM
SUBNET_MSW	16-bit register holds the most significant word (i.e. 2 top octets) of the subnet address on the LAN.	U_16	4652	RAM/EEPROM
SUBNET_LSW	16-bit register holds the least significant word (i.e. lower 2 octets) of the subnet address on the LAN.	U_16	4653	RAM/EEPROM
GATEWAY_MSW	16-bit register holds the most significant word (i.e. 2 top octets) of the gateway address on the LAN.	U_16	4655	RAM/EEPROM
GATEWAY_LSW	16-bit register holds the least significant word (i.e. lower 2 octets) of the gateway address on the LAN.	U_16	4656	RAM/EEPROM

2.15.9.2 Serial Buffer Port 1

Registers 12289 to 12544 are all 8-bit unsigned registers that are used as a buffer for serial port 1 received and transmitted data. They are used in all serial port modes, but their intended use is in master mode under macro control. By accessing these registers individually, a message string can be built up or interrogated, byte by byte.

NOTE: Although registers 12289 to 12544 can be written to, it is not recommended unless you have a thorough knowledge of how the serial port operates. Writing the wrong value to these registers could cause the serial port to lock up.

See Also

Serial Transmit Count - Registers 8465 - 8467

Serial Receive Count- Registers 8454 - 8456

2.15.10 Port 2

Name	Description	Symbol Type	Register Number	Memory Type
BAUDRATE2	8-bit register sets the serial port 2 baud rate (0-2 not available, 3 = 9600, 4 = 19.2 k, 5 = 38.4 k, 6 = 57.6 k, 7 = 115.2 k).	U_8	<u>8208</u>	RAM/EEPROM
SERIAL_BUFFER2	Start of serial transmit/receive buffer for port 2 (255 bytes long).	U_8	12545	RAM
RECEIVE_COUNT2	16-bit register which shows how many characters have been received by the serial port 2.	U_16	<u>8455</u>	RAM
TRANSMIT_COUNT2	$8\mbox{-bit}$ register which sets how many characters are to transmitted by the serial port 2.	U_8	8466	RAM
RECEIVE_FLAGS2	8-bit register. Serial receive flags. Used in master mode.	U_8	8235	RAM
RECEIVE_READY2	This flag shows that a new message string has been received on port 2 in master mode.	B_0	8235	RAM
RECEIVE_RESULT2	32-bit register holds the 1st numeric value received in a string via serial port 2.	S_32	351	RAM

SERIAL ADDRESS2	8-bit register holds the serial address of the controller.	U_8	8212	RAM/EEPROM
SERIAL_MODE2	8-bit register sets the serial mode for port 2.	U_8	8216	RAM/EEPROM
SERIAL_POINTER2	16-bit pointer used for string compare commands with serial port 2.	U_16	8459	RAM
START_OF_STRING_CHARACTER2	8-bit register. Sets ASCII character for the start of serial receive string in master mode for port 2.	U_8	<u>8510</u>	RAM/EEPROM
END_OF_STRING_CHARACTER2	8-bit register. Sets ASCII character for the end of serial receive string in master mode for port 2.	U_8	8227	RAM/EEPROM
STRING_LENGTH2	8-bit register. Sets string length of serial receive string in master mode for port 2.	U_8	8231	RAM/EEPROM
RECEIVE_IDLE_TIME2	16-bit register. Shows seconds of inactivity on serial port 2. (max. count = 255 seconds	U_16	4573	RAM
COMS_TIMEOUT2	16-bit register that specifies the timeout interval in seconds of inactivity on serial port 2. (Range 0 - 65535 seconds, 0=disabled). See Relay 2 RX Timeout)	U_16	4569	RAM/EEPROM

Serial Port 2 Modes - Registers 8216

Registers 8216 is an 8 bit register which controls the functionality of serial port 2. The following table shows the register value for currently available serial port protocols.

Value	Mode
0	<u>ASCII</u>
1	Modbus RTU slave
2	Macro Master mode.
3	Printer
4	Modbus/TCP wrap.
5	Intech/Modbus RTU slave. (default)
6	LCD touch panel
7	Modbus RTU Master
8	Bridge to port 1.
9	N/A - (bridge to port 2 for other serial ports)
10	Bridge to port 3.
11	N/A - (Ethernet IP on port 1 only - V0.08.01+)

Note: When set to Modbus RTU slave mode, any packets that do not comply with the Modbus format will be interrogated as possible ASCII packets (i.e. mode 0 above - this should not be confused with Modbus ASCII packets).

Baud Rates - Port 2

The baud rates for port 2 are controlled by bits 0 to 2 of register 8208 and the available options are shown below.

Bits 2, 1, 0 Baud rate

000 = 2400 baud 001 = 4800 baud 010 = 9600 baud 011 = 19200 baud 100 = 38400 baud 101 = 57600 baud 110 = 115200 baud

110 = 115200 baud (default)

111 = 230400 baud.

Number of Data Bits - Port 2

Bit 3 of register 8208 allows the user to select whether they require 7 or 8 bit data. This option is only available when the Macro Master mode protocol is selected.

Bit 3 Data bits

0 = 8 data bits (default)

1 = 7 data bits

Parity Setting - Port 2

Bits 4 & 5 of register 8208 allow the user to select a parity setting as per the options below.

Bits 5, 4 Parity

00 = no parity (default)

01 = odd parity

10 = even parity

Transmit Delay - Port 2

To allow for slower devices, a transmit delay is available for most serial protocols. Bits 6 and 7 of register 8208 allow different transmit delay times to be selected. The various options available are shown as follows:

Bits 7. 6 Transmit delay

00 = 2 milliseconds (default)

01 = 20 milliseconds

10 = 50 milliseconds

11 = 100 milliseconds

2.15.10.1 Serial Buffer Port 2

Registers 12545 to 12800 are all 8-bit unsigned registers that are used as a buffer for serial port 2 received and transmitted data. They are used in all serial port modes, but their intended use is in master mode under macro control. By accessing these registers individually, a message string can be built up or interrogated, byte by byte.

NOTE: Although registers 12545 to 12800 can be written to, it is not recommended unless you have a thorough knowledge of how the serial port operates. Writing the wrong value to these registers could cause the serial port to lock up.

See Also

Serial Transmit Count - Registers 8465 - 8467

Serial Receive Count- Registers 8454 - 8456

2.15.11 Port 3

The serial port 3 output on the Zen16 controller is via a quad 2.5mm jack socket. The output from the 2.5mm jack socket is just normal TTL levels (0 - 5volts). This is designed to work with the Define Instruments Ltd. USB to serial adapter to provide a low speed USB connection option. Although port 3 is intended for device configuration and setup, all serial protocols are available for port 3. At power up port 3 always defaults to Modbus RTU slave mode at 19200,8,n,1. (See **Serial Port Modes** below).

Name	Description	Symbol Type	Register Number	Memory Type
BAUDRATE3	8-bit register sets the serial port 3 baud rate (0 = 1200 , 1 = 2400 , 2 = 4800 , 3 = 9600 , 4 = 19.2 k, 5 - 7 not available).	U_8	8209	RAM/EEPRO <u>M</u>
SERIAL_BUFFER3	Start of serial transmit/receive buffer for port 3 (255 bytes long).	U_8	12801	RAM
RECEIVE_COUNT3	16-bit register which shows how many characters have been received by the serial port 3.	U_16	<u>8456</u>	RAM
TRANSMIT_COUNT3	$8\mbox{-bit}$ register which sets how many characters are to transmitted by the serial port $3\mbox{.}$	U_8	8467	RAM
RECEIVE_FLAGS3	$\ensuremath{\mathrm{8}\text{-}\mathrm{bit}}$ register. Serial receive flags. Used in master mode.	U_8	8236	RAM
RECEIVE_READY3	This flag shows that a new message string has been received on port 3 in master mode.	B_0	8236	RAM
RECEIVE_RESULT3	32-bit register holds the 1st numeric value received in a string via serial port 3.	S_32	353	RAM
SERIAL ADDRESS3	8-bit register holds the serial address of the controller.	U_8	<u>8213</u>	RAM/EEPRO M
SERIAL_MODE3	8-bit register sets the serial mode for port 3.	U_8	8217	RAM/EEPRO M
SERIAL_POINTER3	16-bit pointer used for string compare commands with serial port 3.	U_16	8460	RAM
START_OF_STRING_CHARACTER3	8-bit register. Sets ASCII character for the start of serial receive string in master mode for port 3.	U_8	<u>8511</u>	RAM/EEPRO M
END OF STRING CHARACTER3	8-bit register. Sets ASCII character for the end of serial receive string in master mode for port 3.	U_8	8228	RAM/EEPRO M
STRING LENGTH3	8-bit register. Sets string length of serial receive string in master mode for port 3.	U_8	8232	RAM/EEPRO M
RECEIVE_IDLE_TIME3	16-bit register. Shows seconds of inactivity on serial port 3. (max. count = 255 seconds	U_16	4574	RAM
COMS_TIMEOUT3	16-bit register that specifies the timeout interval in seconds of inactivity on serial port 3. (Range 0 - 65535 seconds, 0=disabled). See Relay 2 RX Timeout)	U_16	4570	RAM/EEPRO M

Serial Port Modes - Registers 8217Registers 8217 is an 8 bit register which controls the functionality of serial port 3. The following table shows the register value for currently available serial port protocols.

Value	Mode
0	ASCII
1	Modbus RTU slave
2	Macro Master mode.
3	Printer
4	Modbus/TCP wrap.
5	Intech/Modbus RTU slave. (default)
6	LCD touch panel
7	Modbus RTU Master
8	Bridge to port 1.
9	Bridge to port 2.
10	N/A - (bridge to port 3 for other serial ports)
11	N/A - (Ethernet IP on port 1 only - V0.08.01+)

Note: When set to Modbus RTU slave mode, any packets that do not comply with the Modbus format will be interrogated as possible ASCII packets (i.e. mode 0 above - this should not be confused with Modbus ASCII packets).

Baud Rates - Port 3

The baud rates for port 3 are controlled by bits 0 to 2 of register 8209 and the available options are shown below.

Bits 2, 1, 0 Baud rate

000 = 2400 baud

001 = 4800 baud

010 = 9600 baud (default)

011 = 19200 baud

100 = Not available (19200 baud)

101 = Not available (19200 baud)

110 = Not available (19200 baud)

111 = Not available (19200 baud).

Number of Data Bits - Port 3

Bit 3 of register 8209 allows the user to select whether they require 7 or 8 bit data. This option is only available when the Macro Master mode protocol is selected.

Bit 3 Data bits

0 = 8 data bits (default)

1 = 7 data bits

Parity Setting - Port 3

Bits 4 & 5 of register 8209 allow the user to select a parity setting as per the options below.

Bits 5, 4 Parity

00 = no parity (default)

01 = odd parity

10 = even parity

Transmit Delay - Port 3

To allow for slower devices, a transmit delay is available for most serial protocols. Bits 6 and 7 of register 8209 allow different transmit delay times to be selected. The various options available are shown as follows:

Bits 7, 6 Transmit delay

00 = 2 milliseconds (default)

01 = 20 milliseconds

10 = 50 milliseconds

11 = 100 milliseconds

2.15.11.1 Serial Buffer Port 3

Registers 12801 to 13056 are all 8-bit unsigned registers that are used as a buffer for serial port 3 received and transmitted data. They are used in all serial port modes, but their intended use is in master mode under macro control. By accessing these registers individually, a message string can be built up or interrogated, byte by byte.

NOTE: Although registers 12801 to 13056 can be written to, it is not recommended unless you have a thorough knowledge of how the serial port operates. Writing the wrong value to these registers could cause the serial port to lock up.

See Also

Serial Transmit Count - Registers 8465 - 8467

Serial Receive Count- Registers 8454 - 8456

2.16 Advanced Setpoints

Apart from the <u>Controller Outputs</u>, the Zen16 controller also has 16 advanced setpoints. Each advanced setpoint includes the following features:

- Delay timers from setpoint activation for automated make & break delays.
- Variable hysteresis operating in either control mode or alarm mode.
- · Deviation mode.
- Relay output options including normal, 1 shot, pulse, repeat, -ve 1 shot, -ve pulse, -ve repeat.
- Power on inhibit modes.
- Relay latching and de-energizing options.
- PID.
- Register reset logic allows automatic modification of register contents when a relay activates.
- Trigger logic (make, break, level) to activate a print or log sample.
- · Setpoint tracking.

Note: Some of the features of the advanced setpoints can be used without relays being connected, however when relays are required, the relay IO module must be correctly configured to respond to the advanced setpoints. Please inform Define Instruments Ltd. when placing order.

Setpoint registers contain all individual setpoint activation, control, and setup information for the 6 advanced setpoints that are available for macro and front panel programming.

See

Setpoint 1 Setpoint 2

Setpoint 3

Setpoint 4

Setpoint 5

Setpoint 6
Setpoint 7

Setpoint 8

Setpoint 9

Setpoint 10

Setpoint 11

Setpoint 12

Setpoint 13

Setpoint 14

Setpoint 15

Setpoint 16

PID

See also

Setpoint Control Registers

Setpoint Latch Mask

Relay De-energize Mask

Setpoint Reset Delay (Power-On Inhibit)

Reset Destination

Setpoint Data Source Selection

Setpoint Tracking

Delay Type

Setpoint Trigger Functions

Setpoint Status Flags

Setpoint Trigger Flags

Setpoint Blanking

See <u>Setpoints & Relays Supplement (NZ201)</u> for a detailed description of the functionality of setpoints and relays.

2.16.1 Setpoint Control Registers

Registers 8245 to 8260

These are 8-bit registers used to control setpoint functionality. When reading or writing to these registers from the macro or via the serial port, the data is treated in <u>octal format</u> so that it is identical to the value shown on the display of the controller when setting these codes up manually. This allows 3 function groups to be controlled with one 3-digit number. The functional groups for the setpoint control registers are:

Display Digit	1st Digit	2nd Digit	3rd Digit	
Function	Relay Energize Function	SP Activation Source	SP Functions	

See graphic of setpoint 3-digit settings.

1st Digit - Relay Energize Function

The 1st digit of a setpoint control register (bits 6 & 7) controls when the relays energize in response to the input condition. The options available are:

- 0 = Energizes at or above setpoint value
- 1 = Energizes below setpoint value
- 2 = Energizes at or above setpoint value with falling input signal initial startup inhibit
- 3 = Energizes below setpoint value with rising input signal initial startup inhibit.

See detailed description of 1st digit Relay Energize Functions options.

2nd Digit - SP Activation Source

The 2nd digit of a setpoint control register (bits 3, 4, 5) selects the data source for the setpoint control logic. The options available are:

- 0 = Activate setpoint from selected source register
- 1 = Select source register for setpoint
- 2 = Activate setpoint from digital input source DI_A Pin
- 3 = Activate setpoint from digital input source DI_B Pin
- 4 = Activate setpoint from digital input source DI_C Pin
- 5 = Activate setpoint from digital input source DI_D Pin
- 6 = Reserved for future development.
- 7 = Reserved for future development.

See list of most commonly used named registers for the <u>Setpoint Activation Source</u>.

3rd Digit - SP Functions

The 3rd digit of a setpoint control register (bits 0,1,2) selects special setpoint functions and gives access to higher level setpoint functions from the display panel of the controller. The options available are:


- 0 = No latching
- 1 = Relay latched ON
- 2 = Manual relay reset
- 3 = Relay latched ON and manual relay reset
- 4 = Relay latched OFF
- 5 = Entry into Hysteresis, deviation and PID menus
- 6 = Entry into Timer menu
- 7 = Entry into trigger menu

See <u>Setpoints & Relays Supplement (NZ201)</u> for a detailed description of the functionality of setpoints and relays, including timer modes; reset and trigger modes; hysteresis, deviation, and PID

modes; setpoint tracking and more.

See also Octal Format

2.16.1.1 Setpoint 3-digit Graphic



2.16.1.1.1 Setpoint Latch Mask

This is a 16-bit register in RAM that controls the latching feature for the setpoints. If latching is selected for a setpoint and the appropriate bit of register 4100 is set, then the setpoint is latched (either above or below the setpoint value as selected). The setpoint can be unlatched by clearing the appropriate bit to zero. This holds true regardless of whether the latching is in the ON state or the OFF state. Unlatching the controller from the front panel buttons or from the LOCK or HOLD pin does exactly the same thing.

Bit	Name	Description	Function
0	SP1_LATCH	Flag shows/controls the latch status of setpoint 1.	0 = Setpoint unlatched 1 = Setpoint Latched
1	SP2_LATCH	Flag shows/controls the latch status of setpoint 2.	0 = Setpoint unlatched 1 = Setpoint Latched
2	SP3_LATCH	Flag shows/controls the latch status of setpoint 3.	0 = Setpoint unlatched 1 = Setpoint Latched
3	SP4_LATCH	Flag shows/controls the latch status of setpoint 4.	0 = Setpoint unlatched 1 = Setpoint Latched
4	SP5_LATCH	Flag shows/controls the latch status of setpoint 5.	0 = Setpoint unlatched 1 = Setpoint Latched
5	SP6_LATCH	Flag shows/controls the latch status of setpoint 6.	0 = Setpoint unlatched 1 = Setpoint Latched
6	SP7_LATCH	Flag shows/controls the latch status of setpoint 7.	0 = Setpoint unlatched 1 = Setpoint Latched
7	SP8_LATCH	Flag shows/controls the latch status of setpoint 8.	0 = Setpoint unlatched 1 = Setpoint Latched
8	SP9_LATCH	Flag shows/controls the latch status of setpoint 9.	0 = Setpoint unlatched 1 = Setpoint Latched
9	SP10_LATCH	Flag shows/controls the latch status of setpoint 10.	0 = Setpoint unlatched 1 = Setpoint Latched
10	SP11_LATCH	Flag shows/controls the latch status of setpoint 11.	0 = Setpoint unlatched 1 = Setpoint Latched
11	SP12_LATCH	Flag shows/controls the latch status of setpoint 12.	0 = Setpoint unlatched 1 = Setpoint Latched
12	SP13_LATCH	Flag shows/controls the latch status of setpoint 13.	0 = Setpoint unlatched 1 = Setpoint Latched
13	SP14_LATCH	Flag shows/controls the latch status of setpoint 14.	0 = Setpoint unlatched 1 = Setpoint Latched
14	SP15_LATCH	Flag shows/controls the latch status of setpoint 15.	0 = Setpoint unlatched 1 = Setpoint Latched
15	SP16_LATCH	Flag shows/controls the latch status of setpoint 16.	0 = Setpoint unlatched 1 = Setpoint Latched

2.16.1.2 Relay Energize Functions

Following is a detailed description of the options available on the 1st digit of the setpoint programming mode's setpoint control settings. Each description shows how the relay energize function operates when the setpoint has been set up for either hysteresis, deviation, or PID modes.

1st Digit Of Setpoint Control	Setpoint Mode	Hysteresis Type	Description
0	Normal	n/a	Relay energizes at or above the setpoint value.
	Hysteresis	Temperature	Cooling mode - Relay de-energizes at or below the setpoint value and energizes above (setpoint value + hysteresis value).
		Alarm	Relay energizes at or above the setpoint value and de-energizes below (setpoint value - hysteresis value).
	Deviation	n/a	Relay energizes inside the deviation band (setpoint value +/- deviation counts) and de-energizes outside the deviation band.
	PID	n/a	Controls above the setpoint value.
1	Normal	n/a	Relay energizes below the setpoint value.
	Hysteresis	Temperature	Heating mode - Relay de-energizes at or above the setpoint value and energizes below (setpoint value - hysteresis value).
		Alarm	Relay energizes at or below the setpoint value and de-energizes above (setpoint value + hysteresis value).
	Deviation	n/a	Relay energizes outside the deviation band (setpoint value +/- deviation counts) and de-energizes inside the deviation band.
	PID	n/a	Controls below the setpoint value.
2	Normal	n/a	Relay energizes at or above the setpoint value with falling input startup inhibit. (see note below on Falling Input Startup Inhibit)
	Hysteresis	Temperature	Cooling mode - Relay de-energizes at or below the setpoint value and energizes above (setpoint value + hysteresis value) with falling input startup inhibit. (see note below on Falling Input Startup Inhibit)
		Alarm	Relay energizes at or above the setpoint value and de-energizes below (setpoint value - hysteresis value) with falling input startup inhibit.
	Deviation	n/a	Relay energizes inside the deviation band (setpoint value +/- deviation counts) and de-energizes outside the deviation band with falling input startup inhibit. (see note below on Falling Input Startup Inhibit)
	PID	n/a	Controls above the setpoint value.
3	Normal	n/a	Relay energizes below the setpoint value with rising input startup inhibit.
	Hysteresis	Temperature	Heating mode - Relay de-energizes at or above the setpoint value and energizes below (setpoint value - hysteresis value) with rising input startup inhibit. (see note below on Rising Input Startup Inhibit)
		Alarm	Relay energizes at or below the setpoint value and de-energizes above (setpoint value + hysteresis value) with rising input startup inhibit. (see note below on Rising Input Startup Inhibit)
	Deviation	n/a	Relay energizes outside the deviation band (setpoint value +/- deviation counts) and de-energizes inside the deviation band with rising input startup inhibit. (see note below on Rising Input Startup Inhibit)
	PID	n/a	Controls below the setpoint value.

Falling Input Startup Inhibit

Falling input startup inhibit means that if the input signal is above the setpoint value at power up the relay will not be energized. The input signal must first fall below the setpoint value and rise again before the relay will be energized.

Rising Input Startup Inhibit

Rising input startup inhibit means that if the input signal is below the setpoint value at power up the relay will not be energized. The input signal must first rise above the setpoint value and fall again before the relay will be energized.

2.16.2 Relay De-energize Mask

This is a 16-bit register in RAM that controls the de-energizing feature for the relays. If the de-energize feature is selected for a setpoint, then when that setpoint is in its inactive state, the appropriate bit of register 4101 is set by the software. When the setpoint becomes active, register 4101 is used as a mask and the appropriate bit is ANDed with the relay output state. If the result is a 1, then the relay is energized. If the appropriate bit of register 4101 is cleared to a 0 (while the setpoint is active), the relay is de-energized. As soon as the setpoint returns to its inactive state the appropriate bit of register 4101 is set to a 1 again. If a relay is de-energized by the front panel buttons, register 4101 is modified in the same way.

The function of each bit is shown as follows:

Bit	Name	Description	Function
0	RLY1_DE_ENERGISE	Flag shows/controls the de-energized status of relay 1.	0 = Relay De-energize (Activate) 1 = Relay De-energize (Inactive)
1	RLY2_DE_ENERGISE	Flag shows/controls the de-energized status of relay 2.	0 = Relay De-energize (Activate) 1 = Relay De-energize (Inactive)
2	RLY3_DE_ENERGISE	Flag shows/controls the de-energized status of relay 3.	0 = Relay De-energize (Activate) 1 = Relay De-energize (Inactive)
3	RLY4_DE_ENERGISE	Flag shows/controls the de-energized status of relay 4.	0 = Relay De-energize (Activate) 1 = Relay De-energize (Inactive)
4	RLY5_DE_ENERGISE	Flag shows/controls the de-energized status of relay 5.	0 = Relay De-energize (Activate) 1 = Relay De-energize (Inactive)
5	RLY6_DE_ENERGISE	Flag shows/controls the de-energized status of relay 6.	0 = Relay De-energize (Activate) 1 = Relay De-energize (Inactive)
6	RLY6_DE_ENERGISE	Flag shows/controls the de-energized status of relay 7.	0 = Relay De-energize (Activate) 1 = Relay De-energize (Inactive)
7	RLY6_DE_ENERGISE	Flag shows/controls the de-energized status of relay 8.	0 = Relay De-energize (Activate) 1 = Relay De-energize (Inactive)
8	RLY6_DE_ENERGISE	Flag shows/controls the de-energized status of relay 9.	0 = Relay De-energize (Activate) 1 = Relay De-energize (Inactive)
9	RLY6_DE_ENERGISE	Flag shows/controls the de-energized status of relay 10.	0 = Relay De-energize (Activate) 1 = Relay De-energize (Inactive)
10	RLY6_DE_ENERGISE	Flag shows/controls the de-energized status of relay 11.	0 = Relay De-energize (Activate) 1 = Relay De-energize (Inactive)
11	RLY6_DE_ENERGISE	Flag shows/controls the de-energized status of relay 12.	0 = Relay De-energize (Activate) 1 = Relay De-energize (Inactive)
12	RLY6_DE_ENERGISE	Flag shows/controls the de-energized status of relay 13.	0 = Relay De-energize (Activate) 1 = Relay De-energize (Inactive)
13	RLY6_DE_ENERGISE	Flag shows/controls the de-energized status of relay 14.	0 = Relay De-energize (Activate) 1 = Relay De-energize (Inactive)
14	RLY6_DE_ENERGISE	Flag shows/controls the de-energized status of relay 15.	0 = Relay De-energize (Activate) 1 = Relay De-energize (Inactive)
15	RLY6_DE_ENERGISE	Flag shows/controls the de-energized status of relay 16.	0 = Relay De-energize (Activate) 1 = Relay De-energize (Inactive)

2.16.3 Setpoint Reset Delay (Power-On Inhibit)

Register 4102 is a 16-bit register in RAM that contains flags for the reset delay function of the setpoints.

Bit	Name	Description	Function
0	POWERON_INHIBIT_SP1	Bit flag shows that setpoint 1 has been inactive since power-on.	0 = power-on inhibit ACTIVE 1 = power-on inhibit INACTIVE
1	POWERON_INHIBIT_SP2	Bit flag shows that setpoint 2 has been inactive since power-on.	0 = power-on inhibit ACTIVE 1 = power-on inhibit INACTIVE
2	POWERON_INHIBIT_SP3	Bit flag shows that setpoint 3 has been inactive since power-on.	0 = power-on inhibit ACTIVE 1 = power-on inhibit INACTIVE
3	POWERON_INHIBIT_SP4	Bit flag shows that setpoint 4 has been inactive since power-on.	0 = power-on inhibit ACTIVE 1 = power-on inhibit INACTIVE
4	POWERON_INHIBIT_SP5	Bit flag shows that setpoint 5 has been inactive since power-on.	0 = power-on inhibit ACTIVE 1 = power-on inhibit INACTIVE
5	POWERON_INHIBIT_SP6	Bit flag shows that setpoint 6 has been inactive since power-on.	0 = power-on inhibit ACTIVE 1 = power-on inhibit INACTIVE
6	POWERON_INHIBIT_SP7	Bit flag shows that setpoint 7 has been inactive since power-on.	0 = power-on inhibit ACTIVE 1 = power-on inhibit INACTIVE
7	POWERON_INHIBIT_SP8	Bit flag shows that setpoint 8 has been inactive since power-on.	0 = power-on inhibit ACTIVE 1 = power-on inhibit INACTIVE
8	POWERON_INHIBIT_SP9	Bit flag shows that setpoint 9 has been inactive since power-on.	0 = power-on inhibit ACTIVE 1 = power-on inhibit INACTIVE
9	POWERON_INHIBIT_SP10	Bit flag shows that setpoint 10 has been inactive since power-on.	0 = power-on inhibit ACTIVE 1 = power-on inhibit INACTIVE
10	POWERON_INHIBIT_SP11	Bit flag shows that setpoint 11 has been inactive since power-on.	0 = power-on inhibit ACTIVE 1 = power-on inhibit INACTIVE
11	POWERON_INHIBIT_SP12	Bit flag shows that setpoint 12 has been inactive since power-on.	0 = power-on inhibit ACTIVE 1 = power-on inhibit INACTIVE
12	POWERON_INHIBIT_SP13	Bit flag shows that setpoint 13 has been inactive since power-on.	0 = power-on inhibit ACTIVE 1 = power-on inhibit INACTIVE
13	POWERON_INHIBIT_SP14	Bit flag shows that setpoint 14 has been inactive since power-on.	0 = power-on inhibit ACTIVE 1 = power-on inhibit INACTIVE
14	POWERON_INHIBIT_SP15	Bit flag shows that setpoint 15 has been inactive since power-on.	0 = power-on inhibit ACTIVE 1 = power-on inhibit INACTIVE
15	POWERON_INHIBIT_SP16	Bit flag shows that setpoint 16 has been inactive since power-on.	0 = power-on inhibit ACTIVE 1 = power-on inhibit INACTIVE

After power on, register 4102 is initially cleared to zero. As each setpoint is examined, the appropriate bit of register 4102 is set only if the setpoint is inactive. A setpoint that has the reset delay feature selected can only activate the relay if the appropriate power-on inhibit bit is set. This means that after reset, the setpoint must first enter the in-active state before it can be activated.

This register can be read or written to.

2.16.4 Reset Destination

Registers 4191 to 4206 are 16-bit registers that specify the destination register that will be modified by each setpoint reset function.

See Also

Common Reset Destination Registers

2.16.5 Setpoint Data Source Selection

Registers 4338 to 4353 are 16-bit registers that specify the data source for the setpoints. The number they contain is the ASCII/Modbus register number for the required data source.

NOTE: Only registers that hold integer values can be used as a data source for the display. Floating point and text registers can not be used.

See Also

Common Data Source Registers

2.16.6 Setpoint Tracking

Registers 8261 to 8276 are 8-bit registers used for selecting setpoint tracking. The function of each bit is as follows:

	Bit Position							Description	
7	6	5	4	3	2	1	0		
			0	0	0	0	0	Tracking disabled	
			0	0	0	0	1	Setpoint tracks SP1	
			0	0	0	1	0	Setpoint tracks SP2	
			0	0	0	1	1	Setpoint tracks SP3	
			0	0	1	0	0	Setpoint tracks SP4	
			0	0	1	0	1	Setpoint tracks SP5	
			0	0	1	1	0	Setpoint tracks SP6	
			0	0	1	1	1	Setpoint tracks SP7	
			0	1	0	0	0	Setpoint tracks SP8	
			0	1	0	0	1	Setpoint tracks SP9	
			0	1	0	1	0	Setpoint tracks SP10	
			0	1	0	1	1	Setpoint tracks SP11	
			0	1	1	0	0	Setpoint tracks SP12	
			0	1	1	0	1	Setpoint tracks SP13	
			0	1	1	1	0	Setpoint tracks SP14	
			0	1	1	1	1	Setpoint tracks SP15	
			1	0	0	0	0	Setpoint tracks SP16	

2.16.7 Delay Type

Registers 8277 to 8292 are 8-bit registers used to control the delay type, display flashing, and mode of each setpoint SP1 to SP16.

The function of each bit is as follows:

Bits 0 to 2: Delay type

		В	it Po	sitio	n	Description		
7	6	5	4	3	2	1	0	
					0	0	0	OFF
					0	0	1	Normal
					0	1	0	1-Shot
					0	1	1	Pulse
					1	0	0	Repeat
					1	0	1	Negative 1-Shot
					1	1	0	Negative Pulse
					1	1	1	Negative Repeat

Bit 3: Display flash on setpoint

0 = no flash

1 = flash on setpoint active

Bit 4, 5: Hysteresis / Deviation / PID mode

		Е	it Po	sitio	n	Description		
7	6	5	4	3	2	1	0	
		0	0					OFF
		0	1					Hysteresis
	1 0			Deviation				
		1	1					PID

Bit 6 Delay resolution

0 = 0.1 second resolution 1 = 1 millisecond resolution

Bit 7 Hysteresis Type

0 = Temperature control

1 = Alarm

(Note: see <u>Hysteresis Type</u> for a full explanation of options)

2.16.8 Hysteresis Type

When a setpoint is operated in Hysteresis mode, two types of hysteresis action can be selected depending on the application. The hysteresis can be set to operate in a manner suitable for temperature control applications or it can be set to operate for use with alarms. A more detailed explanation of each mode is given below.

1st Digit Of Setpoint Control	Hysteresis Type	Description
0, 2		Cooling mode - Relay de-energises at or below the setpoint value and energises above (setpoint value + hysteresis value).
	Alarm	Relay energises at or above the setpoint value and de-energises below (setpoint value - hysteresis value).
1, 3		Heating mode - Relay de-energises at or above the setpoint value and energises below (setpoint value - hysteresis value).
	Alarm	Relay energises at or below the setpoint value and de-energises above (setpoint value + hysteresis value).

See Also

Delay Type - Register 8277 to 8292

2.16.9 Setpoint Trigger Functions

Registers 8293 to 8308 are 8-bit registers used for selecting the setpoint trigger functions on the following setpoints.

Bits 0 to 2: Trigger functions

		Е	Bit Po	sitio	n			Description	
7	6	5	4	3	2	1	0		
					0	0	0	All trigger functions disabled	
					0	0	1	Trigger on make edge	
					0	1	0	Trigger on break edge	
					0	1	1	Trigger on both make & break edge	
					1	0	0	Trigger when energized	

Bit 3 & 4: Reset mode

	Bit Position							Description			
7	6	5	4	3	2	1	0				
			0	0				Destination register = user defined constant			
			0	1				Destination register = Input_data - Setpoint_value+Constant			
			1	0				Destination register = Destination + Constant			
			1	1				Destination register = Source register			

Bit 5: Reserved for future development

Bit 6: Log on selected edge

0 = no log1 = log

Bit 7: Print on selected edge

0 = no print 1 = print

2.16.10 Setpoint Status Flags

Register 4097 is a single 16-bit read only register that contains 16 flags showing the status of setpoints 1 to 16 in normal and remote mode. It differs from the ALARM_STATUS register (239) which allows the setpoints to be remotely controlled as well. If a setpoint is forced into remote mode by a write to register 239, the setpoint will no longer respond to input changes based on the setpoint logic but will now only change state when 239 is written. However, the setpoint logic (i.e. comparison between the setpoint activation value and the data input value) is still operational in the background even though it is not used. Register 4097 displays the status of the comparison at this point before the final control is diverted to remote mode. It includes features such hysteresis, deviation, and setpoint tracking.

This can be useful in a macro that needs to control the relay in a special way and still use one of the above standard features.

Bit	Name	Description	Function
0	SP1_STATUS	Read only flag shows the status of setpoint 1 in normal & remote mode.	(1 = setpoint activated)
1	SP2_STATUS	Read only flag shows the status of setpoint 2 in normal & remote mode.	(1 = setpoint activated)
2	SP3_STATUS	Read only flag shows the status of setpoint 3 in normal & remote mode.	(1 = setpoint activated)
3	SP4_STATUS	Read only flag shows the status of setpoint 4 in normal & remote mode.	(1 = setpoint activated)
4	SP5_STATUS	Read only flag shows the status of setpoint 5 in normal & remote mode.	(1 = setpoint activated)
5	SP6_STATUS	Read only flag shows the status of setpoint 6 in normal & remote mode	(1 = setpoint activated)
6	SP7_STATUS	Read only flag shows the status of setpoint 7 in normal & remote mode	(1 = setpoint activated)
7	SP8_STATUS	Read only flag shows the status of setpoint 8 in normal & remote mode	(1 = setpoint activated)
8	SP9_STATUS	Read only flag shows the status of setpoint 9 in normal & remote mode	(1 = setpoint activated)
9	SP10_STATUS	Read only flag shows the status of setpoint 10 in normal & remote mode	(1 = setpoint activated)
10	SP11_STATUS	Read only flag shows the status of setpoint 11 in normal & remote mode	(1 = setpoint activated)
11	SP12_STATUS	Read only flag shows the status of setpoint 12 in normal & remote mode	(1 = setpoint activated)
12	SP13_STATUS	Read only flag shows the status of setpoint 13 in normal & remote mode	(1 = setpoint activated)
13	SP14_STATUS	Read only flag shows the status of setpoint 14 in normal & remote mode	(1 = setpoint activated)
14	SP15_STATUS	Read only flag shows the status of setpoint 15 in normal & remote mode	(1 = setpoint activated)
15	SP16_STATUS	Read only flag shows the status of setpoint 16 in normal & remote mode	(1 = setpoint activated)

See also
ALARM_STATUS

2.16.11 Setpoint Trigger Flags

Register 4098 is a single 16-bit read only register that contains 16 flags showing the trigger status for each of the 16 setpoints. Each flag is set if the trigger condition selected for that setpoint (i.e. make, break, both, level) is satisfied, and cleared if the trigger condition is false.

Bit	Name	Description	Function
0	TRIGGER1	Read only flag shows the trigger status for setpoint 1.	0 = Trigger INACTIVE 1 = Trigger ACTIVATED
1	TRIGGER2	Read only flag shows the trigger status for setpoint 2.	0 = Trigger INACTIVE 1 = Trigger ACTIVATED
2	TRIGGER3	Read only flag shows the trigger status for setpoint 3.	0 = Trigger INACTIVE 1 = Trigger ACTIVATED
3	TRIGGER4	Read only flag shows the trigger status for setpoint 4.	0 = Trigger INACTIVE 1 = Trigger ACTIVATED
4	TRIGGER5	Read only flag shows the trigger status for setpoint 5.	0 = Trigger INACTIVE 1 = Trigger ACTIVATED
5	TRIGGER6	Read only flag shows the trigger status for setpoint 6.	0 = Trigger INACTIVE 1 = Trigger ACTIVATED
6	TRIGGER7	Read only flag shows the trigger status for setpoint 7.	0 = Trigger INACTIVE 1 = Trigger ACTIVATED
7	TRIGGER8	Read only flag shows the trigger status for setpoint 8.	0 = Trigger INACTIVE 1 = Trigger ACTIVATED
8	TRIGGER9	Read only flag shows the trigger status for setpoint 9.	0 = Trigger INACTIVE 1 = Trigger ACTIVATED
9	TRIGGER10	Read only flag shows the trigger status for setpoint 10.	0 = Trigger INACTIVE 1 = Trigger ACTIVATED
10	TRIGGER11	Read only flag shows the trigger status for setpoint 11.	0 = Trigger INACTIVE 1 = Trigger ACTIVATED
11	TRIGGER12	Read only flag shows the trigger status for setpoint 12.	0 = Trigger INACTIVE 1 = Trigger ACTIVATED
12	TRIGGER13	Read only flag shows the trigger status for setpoint 13.	0 = Trigger INACTIVE 1 = Trigger ACTIVATED
13	TRIGGER14	Read only flag shows the trigger status for setpoint 14.	0 = Trigger INACTIVE 1 = Trigger ACTIVATED
14	TRIGGER15	Read only flag shows the trigger status for setpoint 15.	0 = Trigger INACTIVE 1 = Trigger ACTIVATED
15	TRIGGER16	Read only flag shows the trigger status for setpoint 16.	0 = Trigger INACTIVE 1 = Trigger ACTIVATED

NOTE: These flags only remain **alive** for one output cycle following the active edge which caused the trigger. They are intended to be used by the macro.

2.16.12 Setpoint Blanking

Register 4435 is a 16 bit register in EEPROM which controls the sequence of setpoint setup parameters that are displayed when the "Prog" and "Down" button are pressed. Each bit in the register controls a specific parameter display as shown below. If a specific bit is a "0" then the display of the associated parameter is disabled and that parameter will be skipped over. If a bit is a "1" the parameter will be displayed.

```
Bit 0 = "Lock" display
```

Bit 1 = Setpoint 1

Bit 2 = Setpoint 2

Bit 3 = Setpoint 3

Bit 4 = Setpoint 4

Bit 5 = Setpoint 5

Bit 6 = Setpoint 6

Bit 7 = Setpoint control 1

Bit 8 = Setpoint control 2

Bit 9 = Setpoint control 3

Bit 10 = Setpoint control 4

Bit 11 = Setpoint control 5

Bit 12 = Setpoint control 6

Bit 13 = not used

Bit 14 = not used

Bit 15 = not used

When register 4435 is read it will be displayed as a 16 bit unsigned number. The default value will be 8191 (0x1FFF hex) which is all codes enabled.

2.16.13 Setpoint 1

Name	Description	Symbol Type	Register Number	Memory Type
SETPOINT1	32-bit register for setpoint 1 value.	S_32	257	RAM/EEPROM
SETPOINT1_FLOAT	32-bit pseudo floating point register for setpoint 1 value. (See $\underline{32\text{-bit}}$ Pseudo Floating Point).	PF_32	1537	RAM/EEPROM
SP1	This flag shows/controls the status of setpoint 1 (ON = setpoint activated).	B_0	239	RAM
SP1_REMOTE	Setting this bit to ON places setpoint 1 in remote mode.	B_16	239	RAM
SP1_STATUS	Read only flag shows the status of setpoint 1 in normal & remote mode.	B_0_R	<u>4097</u>	RAM
TRIGGER1	8-bit read only register which contains status flags for the Modbus master macro.	B_0_R	<u>4098</u>	RAM
RELAY1	Flag which shows/controls the instantaneous state of relay 1 (ON=energized).	B_0	4099	RAM

See also

Setpoint Status Flags - Register 4097

Setpoint Trigger Flags - Register 4098

Register 239 - Alarm Status

SP1 Setup

2.16.13.1 SP1 Setup

Name	Description	Symbol Type	Register Number	Memory Type
POWERON_INHIBIT_SP1	Bit flag shows that setpoint 1 has been in-active since power-on.	B_0	4102	RAM
RLY1_DE_ENERGISE	Bit flag shows that setpoint 1 has been in-active since power-on.	B_0	<u>4101</u>	RAM
SETPOINT1_TEXT	Text display for setpoint 1.	L_30_T	16495	EEPROM
SP1_BREAK_DELAY	16-bit register holds the break delay time for setpoint 1 (0.1s or 0.001s resolution).	U_16	4175	RAM/EEPROM
SP1_CONTROL	8-bit register holds the setpoint & relay control setting for setpoint 1 (note: controller display is in octal).	O_8	8245	RAM/EEPROM
SP1_DATA_SOURCE	16-bit register holds the register number of the data source for setpoint 1.	U_16	<u>4338</u>	RAM/EEPROM
SP1_DELAY_TYPE	8-bit register controls the delay type settings for setpoint 1.	U_8	8277	RAM/EEPROM
SP1_HYST	16-bit register holds the hysteresis/passband value for setpoint 1.	U_16	4143	RAM/EEPROM
SP1_LATCH	Flag shows/controls the latch status of setpoint 1(ON = setpoint latched).	B_0	<u>4100</u>	RAM
SP1_MAKE_DELAY	16-bit register holds the make delay time for setpoint 1 (0.1s or 0.001s resolution).	U_16	4159	RAM/EEPROM

SP1_RESET_DESTINATION	8-bit register holds the destination register number for setpoint 1 trigger functions.	U_8	<u>4191</u>	RAM/EEPROM
SP1_RESET_VALUE	32-bit register holds the reset value used with setpoint 1 trigger functions.	S_32	429	RAM/EEPROM
SP1_TRACKING	8-bit register controls the setpoint tracking for setpoint 1.	U_8	8261	RAM/EEPROM
SP1_TRIGGER	8-bit register. Controls trigger functions of setpoint 1.	U_8	<u>8293</u>	RAM/EEPROM

See also

Setpoint Latch Mask - Register 4100

Relay De-energize Mask - Register 4101

Setpoint Reset Delay (Power-On Inhibit) - Register 4102

PID

PID 1

Octal Format

2.16.14 Setpoint 2

Name	Description	Symbol Type	Register Number	Memory Type
SETPOINT2	32-bit register for setpoint 2 value.	S_32	259	RAM/EEPROM
SETPOINT2_FLOAT	32-bit pseudo floating point register for setpoint 2 value. (See $\underline{32\text{-bit}}$ Pseudo Floating Point).	PF_32	1539	RAM/EEPROM
SP2	This flag shows/controls the status of setpoint 2 (ON = setpoint activated).	B_1	239	RAM
SP2_REMOTE	Setting this bit to ON places setpoint 2 in remote mode.	B_17	239	RAM
SP2_STATUS	Read only flag shows the status of setpoint 2 in normal & remote mode.	B_1_R	<u>4097</u>	RAM
TRIGGER2	8-bit read only register which contains status flags for the Modbus master macro.	B_1_R	<u>4098</u>	RAM
RELAY2	Flag which shows/controls the instantaneous state of relay 2 (ON=energized).	B_1	<u>4099</u>	RAM

See also

Setpoint Status Flags - Register 4097

Setpoint Trigger Flags - Register 4098

Register 239 - Alarm Status

SP2 Setup

2.16.14.1 SP2 Setup

Name	Description	Symbol Type	Register Number	Memory Type
POWERON_INHIBIT_SP2	Bit flag shows that setpoint 2 has been in-active since power-on.	B_1	<u>4102</u>	RAM
RLY2 DE ENERGISE	Bit flag shows that setpoint 2 has been in-active since power-on.	B_1	<u>4101</u>	RAM
SETPOINT2_TEXT	Text display for setpoint 2.	L_30_T	16497	EEPROM
SP2_BREAK_DELAY	16-bit register holds the break delay time for setpoint 2 (0.1s or 0.001s resolution).	U_16	4176	RAM/EEPROM
SP2_CONTROL	8-bit register holds the setpoint & relay control setting for setpoint 2 (note: controller display is in octal).	O_8	<u>8246</u>	RAM/EEPROM
SP2 DATA SOURCE	16-bit register holds the register number of the data source for setpoint 2.	U_16	<u>4339</u>	RAM/EEPROM
SP2_DELAY_TYPE	8-bit register controls the delay type settings for setpoint 2.	U_8	8278	RAM/EEPROM
SP2_HYST	16-bit register holds the hysteresis/passband value for setpoint 2.	U_16	4144	RAM/EEPROM
SP2_LATCH	Flag shows/controls the latch status of setpoint 2 (ON = setpoint latched).	B_1	<u>4100</u>	RAM
SP2_MAKE_DELAY	16-bit register holds the make delay time for setpoint 2 (0.1s or 0.001s resolution).	U_16	4160	RAM/EEPROM
SP2_RESET_DESTINATION	8-bit register holds the destination register number for setpoint 2 trigger functions.	U_8	<u>4192</u>	RAM/EEPROM
SP2_RESET_VALUE	32-bit register holds the reset value used with setpoint 2 trigger functions.	S_32	431	RAM/EEPROM
SP2_TRACKING	8-bit register controls the setpoint tracking for setpoint 2.	U_8	8262	RAM/EEPROM
SP2_TRIGGER	8-bit register. Controls trigger functions of setpoint 2.	U_8	8294	RAM/EEPROM

See also

Setpoint Latch Mask - Register 4100

Relay De-energize Mask - Register 4101

Setpoint Reset Delay (Power-On Inhibit) - Register 4102

PID

PID2

Octal Format

2.16.15 Setpoint 3

Name	Description	Symbol Type	Register Number	Memory Type
SETPOINT3	32-bit register for setpoint 3 value.	S_32	261	RAM/EEPROM
SETPOINT3_FLOAT	32-bit pseudo floating point register for setpoint 3 value. (See 32-bit Pseudo Floating Point).	PF_32	1541	RAM/EEPROM
SP3	This flag shows/controls the status of setpoint 3 (ON = setpoint activated).	B_2	239	RAM
SP3_REMOTE	Setting this bit to ON places setpoint 3 in remote mode.	B_18	239	RAM
SP3_STATUS	Read only flag shows the status of setpoint 3 in normal & remote mode.	B_2_R	<u>4097</u>	RAM
TRIGGER3	8-bit read only register which contains status flags for the Modbus master macro.	B_2_R	<u>4098</u>	RAM
RELAY3	Flag which shows/controls the instantaneous state of relay 3 (ON=energized).	B_2	<u>4099</u>	RAM

See also

Setpoint Status Flags - Register 4097

Setpoint Trigger Flags - Register 4098

Register 239 - Alarm Status

SP3 Setup

2.16.15.1 SP3 Setup

Name	Description	Symbol Type	Register Number	Memory Type
POWERON_INHIBIT_SP3	Bit flag shows that setpoint 3 has been in-active since power-on.	B_2	<u>4102</u>	RAM
RLY3 DE ENERGISE	Bit flag shows that setpoint 3 has been in-active since power-on.	B_2	<u>4101</u>	RAM
SETPOINT3_TEXT	Text display for setpoint 3.	L_30_T	16499	EEPROM
SP3_BREAK_DELAY	16-bit register holds the break delay time for setpoint 3 (0.1s or 0.001s resolution).	U_16	4177	RAM/EEPROM
SP3 CONTROL	8-bit register holds the setpoint & relay control setting for setpoint 3 (note: controller display is in octal).	O_8	8247	RAM/EEPROM
SP3_DATA_SOURCE	16-bit register holds the register number of the data source for setpoint 3.	U_16	<u>4340</u>	RAM/EEPROM
SP3_DELAY_TYPE	8-bit register controls the delay type settings for setpoint 3.	U_8	8279	RAM/EEPROM
SP3_HYST	16-bit register holds the hysteresis/passband value for setpoint 3.	U_16	4145	RAM/EEPROM
SP3_LATCH	Flag shows/controls the latch status of setpoint 3 (ON = setpoint latched).	B_2	<u>4100</u>	RAM
SP3_MAKE_DELAY	16-bit register holds the make delay time for setpoint 3 (0.1s or 0.001s resolution).	U_16	4161	RAM/EEPROM

SP3_RESET_DESTINATION	8-bit register holds the destination register number for setpoint 3 trigger functions.	U_8	<u>4193</u>	RAM/EEPROM
SP3_RESET_VALUE	32-bit register holds the reset value used with setpoint 3 trigger functions.	S_32	433	RAM/EEPROM
SP3_TRACKING	8-bit register controls the setpoint tracking for setpoint 3.	U_8	<u>8263</u>	RAM/EEPROM
SP3_TRIGGER	8-bit register. Controls trigger functions of setpoint 3.	U_8	<u>8295</u>	RAM/EEPROM

See also

Setpoint Latch Mask - Register 4100

Relay De-energize Mask - Register 4101

Setpoint Reset Delay (Power-On Inhibit) - Register 4102

PID

PID 3

Octal Format

2.16.16 Setpoint 4

Name	Description	Symbol Type	Register Number	Memory Type
SETPOINT4	32-bit register for setpoint 4 value.	S_32	263	RAM/EEPROM
SETPOINT4_FLOAT	32-bit pseudo floating point register for setpoint 4 value. (See 32-bit Pseudo Floating Point).	PF_32	1543	RAM/EEPROM
SP4	This flag shows/controls the status of setpoint 4 (ON = setpoint activated).	B_3	239	RAM
SP4_REMOTE	Setting this bit to ON places setpoint 4 in remote mode.	B_19	239	RAM
SP4_STATUS	Read only flag shows the status of setpoint 4 in normal & remote mode.	B_3_R	<u>4097</u>	RAM
TRIGGER4	8-bit read only register which contains status flags for the Modbus master macro.	B_3_R	4098	RAM
RELAY4	Flag which shows/controls the instantaneous state of relay 4 (ON=energized).	B_3	<u>4099</u>	RAM

See also

Setpoint Status Flags - Register 4097

Setpoint Trigger Flags - Register 4098

Register 239 - Alarm Status

SP4 Setup

2.16.16.1 SP4 Setup

Name	Description	Symbol Type	Register Number	Memory Type
POWERON_INHIBIT_SP4	Bit flag shows that setpoint 4 has been in-active since power-on.	B_3	4102	RAM
RLY4 DE ENERGISE	Bit flag shows that setpoint 4 has been in-active since power-on.	B_3	<u>4101</u>	RAM
SETPOINT4_TEXT	Text display for setpoint 4.	L_30_T	16501	EEPROM
SP4_BREAK_DELAY	16-bit register holds the break delay time for setpoint 4 (0.1s or 0.001s resolution).	U_16	4178	RAM/EEPROM
SP4_CONTROL	8-bit register holds the setpoint & relay control setting for setpoint 4 (note: controller display is in octal).	O_8	<u>8248</u>	RAM/EEPROM
SP4 DATA SOURCE	16-bit register holds the register number of the data source for setpoint 4.	U_16	<u>4341</u>	RAM/EEPROM
SP4_DELAY_TYPE	8-bit register controls the delay type settings for setpoint 4.	U_8	8280	RAM/EEPROM
SP4_HYST	16-bit register holds the hysteresis/passband value for setpoint 4.	U_16	4146	RAM/EEPROM
SP4_LATCH	Flag shows/controls the latch status of setpoint 4 (ON = setpoint latched).	B_3	<u>4100</u>	RAM
SP4_MAKE_DELAY	16-bit register holds the make delay time for setpoint 4 (0.1s or 0.001s resolution).	U_16	4162	RAM/EEPROM
SP4_RESET_DESTINATION	8-bit register holds the destination register number for setpoint 4 trigger functions.	U_8	<u>4194</u>	RAM/EEPROM
SP4_RESET_VALUE	32-bit register holds the reset value used with setpoint 4 trigger functions.	S_32	435	RAM/EEPROM
SP4_TRACKING	8-bit register controls the setpoint tracking for setpoint 4.	U_8	<u>8264</u>	RAM/EEPROM
SP4_TRIGGER	8-bit register. Controls trigger functions of setpoint 4.	U_8	8296	RAM/EEPROM

See also

Setpoint Latch Mask - Register 4100

Relay De-energize Mask - Register 4101

Setpoint Reset Delay (Power-On Inhibit) - Register 4102

PID

PID 4

Octal Format

2.16.17 Setpoint 5

Name	Description	Symbol Type	Register Number	Memory Type
SETPOINT5	32-bit register for setpoint 5 value.	S_32	265	RAM/EEPROM
SETPOINT5_FLOAT	32-bit pseudo floating point register for setpoint 5 value. (See 32-bit Pseudo Floating Point).	PF_32	1545	RAM/EEPROM
SP5	This flag shows/controls the status of setpoint 5 (ON = setpoint activated).	B_4	239	RAM
SP5_REMOTE	Setting this bit to ON places setpoint 5 in remote mode.	B_20	239	RAM
SP5_STATUS	Read only flag shows the status of setpoint 5 in normal & remote mode.	B_4_R	<u>4097</u>	RAM
TRIGGER5	8-bit read only register which contains status flags for the Modbus master macro.	B_4_R	<u>4098</u>	RAM
RELAY5	Flag which shows/controls the instantaneous state of relay 5 (ON=energized).	B_4	4099	RAM

See also

Setpoint Status Flags - Register 4097

Setpoint Trigger Flags - Register 4098

Register 239 - Alarm Status

SP5 Setup

2.16.17.1 SP5 Setup

Name	Description	Symbol Type	Register Number	Memory Type
POWERON_INHIBIT_SP5	Bit flag shows that setpoint 5 has been in-active since power-on.	B_4	<u>4102</u>	RAM
RLY5 DE ENERGISE	Bit flag shows that setpoint 5 has been in-active since power-on.	B_4	<u>4101</u>	RAM
SETPOINT5_TEXT	Text display for setpoint 5.	L_30_T	16503	EEPROM
SP5_BREAK_DELAY	16-bit register holds the break delay time for setpoint 5 (0.1s or 0.001s resolution).	U_16	4179	RAM/EEPROM
SP5 CONTROL	8-bit register holds the setpoint & relay control setting for setpoint 5 (note: controller display is in octal).	O_8	8249	RAM/EEPROM
SP5_DATA_SOURCE	16-bit register holds the register number of the data source for setpoint 5.	U_16	<u>4342</u>	RAM/EEPROM
SP5_DELAY_TYPE	8-bit register controls the delay type settings for setpoint 5.	U_8	<u>8281</u>	RAM/EEPROM
SP5_HYST	16-bit register holds the hysteresis/passband value for setpoint 5.	U_16	4147	RAM/EEPROM
SP5_LATCH	Flag shows/controls the latch status of setpoint 5 (ON = setpoint latched).	B_4	<u>4100</u>	RAM
SP5_MAKE_DELAY	16-bit register holds the make delay time for setpoint 5 (0.1s or 0.001s resolution).	U_16	4163	RAM/EEPROM

SP5_RESET_DESTINATION	8-bit register holds the destination register number for setpoint 5 trigger functions.	U_8	<u>4195</u>	RAM/EEPROM
SP5_RESET_VALUE	32-bit register holds the reset value used with setpoint 5 trigger functions.	S_32	437	RAM/EEPROM
SP5_TRACKING	8-bit register controls the setpoint tracking for setpoint 5.	U_8	<u>8265</u>	RAM/EEPROM
SP5_TRIGGER	8-bit register. Controls trigger functions of setpoint 5.	U_8	8297	RAM/EEPROM

See also

Setpoint Latch Mask - Register 4100

Relay De-energize Mask - Register 4101

Setpoint Reset Delay (Power-On Inhibit) - Register 4102

PID

PID 5

Octal Format

2.16.18 Setpoint 6

Name	Description	Symbol Type	Register Number	Memory Type
SETPOINT6	32-bit register for setpoint 6 value.	S_32	267	RAM/EEPROM
SETPOINT6_FLOAT	32-bit pseudo floating point register for setpoint 6 value. (See 32-bit Pseudo Floating Point).	PF_32	1547	RAM/EEPROM
SP6	This flag shows/controls the status of setpoint 6 (ON = setpoint activated).	B_5	239	RAM
SP6_REMOTE	Setting this bit to ON places setpoint 6 in remote mode.	B_21	239	RAM
SP6_STATUS	Read only flag shows the status of setpoint 6 in normal & remote mode.	B_5_R	<u>4097</u>	RAM
TRIGGER6	8-bit read only register which contains status flags for the Modbus master macro.	B_5_R	<u>4098</u>	RAM
RELAY6	Flag which shows/controls the instantaneous state of relay 6 (ON=energized).	B_5	<u>4099</u>	RAM

See also

Setpoint Status Flags - Register 4097

Setpoint Trigger Flags - Register 4098

Register 239 - Alarm Status

SP6 Setup

Register 4099 - Relay output

2.16.18.1 SP6 Setup

Name	Description	Symbol Type	Register Number	Memory Type
POWERON_INHIBIT_SP6	Bit flag shows that setpoint 6 has been in-active since power-on.	B_5	<u>4102</u>	RAM
RLY6 DE ENERGISE	Bit flag shows that setpoint 6 has been in-active since power-on.	B_5	<u>4101</u>	RAM
SETPOINT6_TEXT	Text display for setpoint 6.	L_30_T	16505	EEPROM
SP6_BREAK_DELAY	16-bit register holds the break delay time for setpoint 6 (0.1s or 0.001s resolution).	U_16	4180	RAM/EEPROM
SP6_CONTROL	8-bit register holds the setpoint & relay control setting for setpoint 6 (note: controller display is in octal).	O_8	<u>8250</u>	RAM/EEPROM
SP6 DATA SOURCE	16-bit register holds the register number of the data source for setpoint 6.	U_16	<u>4343</u>	RAM/EEPROM
SP6_DELAY_TYPE	8-bit register controls the delay type settings for setpoint 6.	U_8	8282	RAM/EEPROM
SP6_HYST	16-bit register holds the hysteresis/passband value for setpoint 6.	U_16	4148	RAM/EEPROM
SP6_LATCH	Flag shows/controls the latch status of setpoint 6 (ON = setpoint latched).	B_5	<u>4100</u>	RAM
SP6_MAKE_DELAY	16-bit register holds the make delay time for setpoint 6 (0.1s or 0.001s resolution).	U_16	4164	RAM/EEPROM
SP6_RESET_DESTINATION	8-bit register holds the destination register number for setpoint 6 trigger functions.	U_8	<u>4196</u>	RAM/EEPROM
SP6_RESET_VALUE	32-bit register holds the reset value used with setpoint 6 trigger functions.	S_32	439	RAM/EEPROM
SP6_TRACKING	8-bit register controls the setpoint tracking for setpoint 6.	U_8	<u>8266</u>	RAM/EEPROM
SP6_TRIGGER	8-bit register. Controls trigger functions of setpoint 6.	U_8	8298	RAM/EEPROM

See also

Setpoint Latch Mask - Register 4100

Relay De-energize Mask - Register 4101

Setpoint Reset Delay (Power-On Inhibit) - Register 4102

Octal Format

2.16.19 Setpoint 7

Name	Description	Symbol Type	Register Number	Memory Type
SETPOINT7	32-bit register for setpoint 7 value.	S_32	269	RAM/EEPROM
SETPOINT7_FLOAT	32-bit pseudo floating point register for setpoint 7 value. (See 32-bit Pseudo Floating Point).	PF_32	1549	RAM/EEPROM
SP7	This flag shows/controls the status of setpoint 7 (ON = setpoint activated).	B_6	239	RAM
SP7_REMOTE	Setting this bit to ON places setpoint 7 in remote mode.	B_22	239	RAM
SP7_STATUS	Read only flag shows the status of setpoint 7 in normal & remote mode.	B_6_R	4097	RAM
TRIGGER7	8-bit read only register which contains status flags for the Modbus master macro.	B_6_R	4098	RAM
RELAY7	Flag which shows/controls the instantaneous state of relay 7 (ON=energized).	B_6	<u>4099</u>	RAM

See also

Setpoint Status Flags - Register 4097

Setpoint Trigger Flags - Register 4098

Register 239 - Alarm Status

SP7 Setup

Register 4099 - Relay output

2.16.19.1 SP7 Setup

Name	Description	Symbol Type	Register Number	Memory Type
POWERON INHIBIT SP7	Bit flag shows that setpoint 7 has been in-active since power-on.	B_6	<u>4102</u>	RAM
RLY7_DE_ENERGISE	Bit flag shows that setpoint 7 has been in-active since power-on.	B_6	<u>4101</u>	RAM
SETPOINT7_TEXT	Text display for setpoint 7.	L_30_T	16507	EEPROM
SP7_BREAK_DELAY	16-bit register holds the break delay time for setpoint 7 (0.1s or 0.001s resolution).	U_16	4181	RAM/EEPROM
SP7_CONTROL	8-bit register holds the setpoint & relay control setting for setpoint 7 (note: controller display is in octal).	O_8	<u>8251</u>	RAM/EEPROM
SP7 DATA SOURCE	16-bit register holds the register number of the data source for setpoint 7.	U_16	4344	RAM/EEPROM
SP7_DELAY_TYPE	8-bit register controls the delay type settings for setpoint 7.	U_8	<u>8283</u>	RAM/EEPROM
SP7_HYST	16-bit register holds the hysteresis/passband value for setpoint 7.	U_16	4149	RAM/EEPROM
SP7_LATCH	Flag shows/controls the latch status of setpoint 7 (ON = setpoint latched).	B_6	<u>4100</u>	RAM
SP7_MAKE_DELAY	16-bit register holds the make delay time for setpoint 7 (0.1s or 0.001s resolution).	U_16	4165	RAM/EEPROM

SP7_RESET_DESTINATION	8-bit register holds the destination register number for setpoint 7 trigger functions.	U_8	<u>4197</u>	RAM/EEPROM
SP7_RESET_VALUE	32-bit register holds the reset value used with setpoint 7 trigger functions.	S_32	441	RAM/EEPROM
SP7_TRACKING	8-bit register controls the setpoint tracking for setpoint 7.	U_8	<u>8267</u>	RAM/EEPROM
SP7_TRIGGER	8-bit register. Controls trigger functions of setpoint 7.	U_8	8299	RAM/EEPROM

See also

Setpoint Latch Mask - Register 4100

Relay De-energize Mask - Register 4101

Setpoint Reset Delay (Power-On Inhibit) - Register 4102

Octal Format

2.16.20 Setpoint 8

Name	Description	Symbol Type	Register Number	Memory Type
SETPOINT8	32-bit register for setpoint 8 value.	S_32	271	RAM/EEPROM
SETPOINT8_FLOAT	32-bit pseudo floating point register for setpoint 8 value. (See 32-bit Pseudo Floating Point).	PF_32	1551	RAM/EEPROM
SP8	This flag shows/controls the status of setpoint 8 (ON = setpoint activated).	B_7	239	RAM
SP8_REMOTE	Setting this bit to ON places setpoint 8 in remote mode.	B_23	239	RAM
SP8_STATUS	Read only flag shows the status of setpoint 8 in normal & remote mode.	B_7_R	4097	RAM
TRIGGER8	8-bit read only register which contains status flags for the Modbus master macro.	B_7_R	4098	RAM
RELAY8	Flag which shows/controls the instantaneous state of relay 8 (ON=energized).	B_7	<u>4099</u>	RAM

See also

Setpoint Status Flags - Register 4097

Setpoint Trigger Flags - Register 4098

Register 239 - Alarm Status

SP8 Setup

Register 4099 - Relay output

2.16.20.1 SP8 Setup

Name	Description	Symbol Type	Register Number	Memory Type
POWERON_INHIBIT_SP8	Bit flag shows that setpoint 8 has been in-active since power-on.	B_7	<u>4102</u>	RAM
RLY8 DE ENERGISE	Bit flag shows that setpoint 8 has been in-active since power-on.	B_7	<u>4101</u>	RAM
SETPOINT8_TEXT	Text display for setpoint 8.	L_30_T	16509	EEPROM
SP8_BREAK_DELAY	16-bit register holds the break delay time for setpoint 8 (0.1s or 0.001s resolution).	U_16	4182	RAM/EEPROM
SP8_CONTROL	8-bit register holds the setpoint & relay control setting for setpoint 8 (note: controller display is in octal).	O_8	<u>8252</u>	RAM/EEPROM
SP8 DATA SOURCE	16-bit register holds the register number of the data source for setpoint 8.	U_16	4345	RAM/EEPROM
SP8_DELAY_TYPE	8-bit register controls the delay type settings for setpoint 8.	U_8	8284	RAM/EEPROM
SP8_HYST	16-bit register holds the hysteresis/passband value for setpoint 8.	U_16	4150	RAM/EEPROM
SP8_LATCH	Flag shows/controls the latch status of setpoint 8 (ON = setpoint latched).	B_7	<u>4100</u>	RAM
SP8_MAKE_DELAY	16-bit register holds the make delay time for setpoint 8 (0.1s or 0.001s resolution).	U_16	4166	RAM/EEPROM
SP8_RESET_DESTINATION	8-bit register holds the destination register number for setpoint 8 trigger functions.	U_8	<u>4198</u>	RAM/EEPROM
SP8_RESET_VALUE	32-bit register holds the reset value used with setpoint 8 trigger functions.	S_32	443	RAM/EEPROM
SP8_TRACKING	8-bit register controls the setpoint tracking for setpoint 8.	U_8	<u>8268</u>	RAM/EEPROM
SP8_TRIGGER	8-bit register. Controls trigger functions of setpoint 8.	U_8	8300	RAM/EEPROM

See also

Setpoint Latch Mask - Register 4100

Relay De-energize Mask - Register 4101

Setpoint Reset Delay (Power-On Inhibit) - Register 4102

Octal Format

2.16.21 Setpoint 9

Name	Description	Symbol Type	Register Number	Memory Type
SETPOINT9	32-bit register for setpoint 9 value.	S_32	273	RAM/EEPROM
SETPOINT9_FLOAT	32-bit pseudo floating point register for setpoint 9 value. (See 32-bit Pseudo Floating Point).	PF_32	1553	RAM/EEPROM
SP9	This flag shows/controls the status of setpoint 9 (ON = setpoint activated).	B_8	239	RAM
SP9_REMOTE	Setting this bit to ON places setpoint 9 in remote mode.	B_24	239	RAM
SP9_STATUS	Read only flag shows the status of setpoint 9 in normal & remote mode.	B_8_R	<u>4097</u>	RAM
TRIGGER9	8-bit read only register which contains status flags for the Modbus master macro.	B_8_R	<u>4098</u>	RAM
RELAY9	Flag which shows/controls the instantaneous state of relay 9 (ON=energized).	B_8	<u>4099</u>	RAM

See also

Setpoint Status Flags - Register 4097

Setpoint Trigger Flags - Register 4098

Register 239 - Alarm Status

SP9 Setup

Register 4099 - Relay output

2.16.21.1 SP9 Setup

Name	Description	Symbol Type	Register Number	Memory Type
POWERON_INHIBIT_SP9	Bit flag shows that setpoint 9 has been in-active since power-on.	B_8	4102	RAM
RLY9 DE ENERGISE	Bit flag shows that setpoint 9 has been in-active since power-on.	B_8	<u>4101</u>	RAM
SETPOINT9_TEXT	Text display for setpoint 9.	L_30_T	16511	EEPROM
SP9_BREAK_DELAY	16-bit register holds the break delay time for setpoint 9 (0.1s or 0.001s resolution).	U_16	4183	RAM/EEPROM
SP9 CONTROL	8-bit register holds the setpoint & relay control setting for setpoint 9 (note: controller display is in octal).	O_8	<u>8253</u>	RAM/EEPROM
SP9_DATA_SOURCE	16-bit register holds the register number of the data source for setpoint 9.	U_16	<u>4346</u>	RAM/EEPROM
SP9_DELAY_TYPE	8-bit register controls the delay type settings for setpoint 9.	U_8	<u>8285</u>	RAM/EEPROM
SP9_HYST	16-bit register holds the hysteresis/passband value for setpoint 9.	U_16	4151	RAM/EEPROM
SP9_LATCH	Flag shows/controls the latch status of setpoint 9 (ON = setpoint latched).	B_8	<u>4100</u>	RAM
SP9_MAKE_DELAY	16-bit register holds the make delay time for setpoint 9 (0.1s or 0.001s resolution).	U_16	4167	RAM/EEPROM

SP9_RESET_DESTINATION	8-bit register holds the destination register number for setpoint 9 trigger functions.	U_8	<u>4199</u>	RAM/EEPROM
SP9_RESET_VALUE	32-bit register holds the reset value used with setpoint 9 trigger functions.	S_32	445	RAM/EEPROM
SP9_TRACKING	8-bit register controls the setpoint tracking for setpoint 9.	U_8	8269	RAM/EEPROM
SP9_TRIGGER	8-bit register. Controls trigger functions of setpoint 9.	U_8	<u>8301</u>	RAM/EEPROM

See also

Setpoint Latch Mask - Register 4100

Relay De-energize Mask - Register 4101

Setpoint Reset Delay (Power-On Inhibit) - Register 4102

Octal Format

2.16.22 Setpoint 10

Name	Description	Symbol Type	Register Number	Memory Type
SETPOINT10	32-bit register for setpoint 10 value.	S_32	275	RAM/EEPROM
SETPOINT10_FLOAT	32-bit pseudo floating point register for setpoint 10 value. (See 32-bit Pseudo Floating Point).	PF_32	1555	RAM/EEPROM
SP10	This flag shows/controls the status of setpoint 10 (ON = setpoint activated).	B_9	239	RAM
SP10_REMOTE	Setting this bit to ON places setpoint 10 in remote mode.	B_25	239	RAM
SP10_STATUS	Read only flag shows the status of setpoint 10 in normal $\&$ remote mode.	B_9_R	<u>4097</u>	RAM
TRIGGER10	8-bit read only register which contains status flags for the Modbus master macro.	B_9_R	<u>4098</u>	RAM
RELAY10	Flag which shows/controls the instantaneous state of relay 10 (ON=energized).	B_9	<u>4099</u>	RAM

See also

Setpoint Status Flags - Register 4097

Setpoint Trigger Flags - Register 4098

Register 239 - Alarm Status

SP10 Setup

Register 4099 - Relay output

2.16.22.1 SP10 Setup

Name	Description	Symbol Type	Register Number	Memory Type
POWERON INHIBIT SP10	Bit flag shows that setpoint 10 has been in-active since power-on.	B_9	<u>4102</u>	RAM
RLY10 DE ENERGISE	Bit flag shows that setpoint 10 has been in-active since power-on.	B_9	<u>4101</u>	RAM
SETPOINT10_TEXT	Text display for setpoint 10.	L_30_T	16513	<u>EEPROM</u>
SP10_BREAK_DELAY	16-bit register holds the break delay time for setpoint 10 (0.1s or 0.001s resolution).	U_16	4184	RAM/EEPROM
SP10_CONTROL	8-bit register holds the setpoint & relay control setting for setpoint 10 (note: controller display is in octal).	O_8	<u>8254</u>	RAM/EEPROM
SP10 DATA SOURCE	16-bit register holds the register number of the data source for setpoint 10.	U_16	4347	RAM/EEPROM
SP10_DELAY_TYPE	8-bit register controls the delay type settings for setpoint 10.	U_8	<u>8286</u>	RAM/EEPROM
SP10_HYST	16-bit register holds the hysteresis/passband value for setpoint 10.	U_16	4152	RAM/EEPROM
SP10_LATCH	Flag shows/controls the latch status of setpoint 10 (ON = setpoint latched).	B_9	<u>4100</u>	RAM
SP10_MAKE_DELAY	16-bit register holds the make delay time for setpoint 10 (0.1s or 0.001s resolution).	U_16	4168	RAM/EEPROM
SP10_RESET_DESTINATION	8-bit register holds the destination register number for setpoint 10 trigger functions.	U_8	<u>4200</u>	RAM/EEPROM
SP10_RESET_VALUE	32-bit register holds the reset value used with setpoint 10 trigger functions.	S_32	447	RAM/EEPROM
SP10_TRACKING	8-bit register controls the setpoint tracking for setpoint 10.	U_8	<u>8270</u>	RAM/EEPROM
SP10_TRIGGER	8-bit register. Controls trigger functions of setpoint 10.	U_8	8302	RAM/EEPROM

See also

Setpoint Latch Mask - Register 4100

Relay De-energize Mask - Register 4101

Setpoint Reset Delay (Power-On Inhibit) - Register 4102

Octal Format

2.16.23 Setpoint 11

Name	Description	Symbol Type	Register Number	Memory Type
SETPOINT11	32-bit register for setpoint 11 value.	S_32	277	RAM/EEPROM
SETPOINT11_FLOAT	32-bit pseudo floating point register for setpoint 11 value. (See 32-bit Pseudo Floating Point).	PF_32	1557	RAM/EEPROM
SP11	This flag shows/controls the status of setpoint 11 (ON = setpoint activated).	B_10	239	RAM
SP11_REMOTE	Setting this bit to ON places setpoint 11 in remote mode.	B_26	239	RAM
SP11_STATUS	Read only flag shows the status of setpoint 11 in normal & remote mode.	B_10_R	<u>4097</u>	RAM
TRIGGER11	8-bit read only register which contains status flags for the Modbus master macro.	B_10_R	<u>4098</u>	RAM
RELAY11	Flag which shows/controls the instantaneous state of relay 11 (ON=energized).	B_10	<u>4099</u>	RAM

See also

Setpoint Status Flags - Register 4097

Setpoint Trigger Flags - Register 4098

Register 239 - Alarm Status

SP11 Setup

Register 4099 - Relay output

2.16.23.1 SP11 Setup

Name	Description	Symbol Type	Register Number	Memory Type
POWERON_INHIBIT_SP11	Bit flag shows that setpoint 11 has been in-active since power-on.	B_10	<u>4102</u>	RAM
RLY11_DE_ENERGISE	Bit flag shows that setpoint 11 has been in-active since power-on.	B_10	<u>4101</u>	RAM
SETPOINT11_TEXT	Text display for setpoint 11.	L_30_T	16515	EEPROM
SP11_BREAK_DELAY	16-bit register holds the break delay time for setpoint 11 (0.1s or 0.001s resolution).	U_16	4185	RAM/EEPROM
SP11 CONTROL	8-bit register holds the setpoint & relay control setting for setpoint 11 (note: controller display is in octal).	O_8	<u>8255</u>	RAM/EEPROM
SP11_DATA_SOURCE	16-bit register holds the register number of the data source for setpoint 11.	U_16	4348	RAM/EEPROM
SP11_DELAY_TYPE	8-bit register controls the delay type settings for setpoint 11.	U_8	8287	RAM/EEPROM
SP11_HYST	16-bit register holds the hysteresis/passband value for setpoint 11.	U_16	4153	RAM/EEPROM
SP11_LATCH	Flag shows/controls the latch status of setpoint 11 (ON = setpoint latched).	B_10	<u>4100</u>	RAM
SP11_MAKE_DELAY	16-bit register holds the make delay time for setpoint 11 (0.1s or 0.001s resolution).	U_16	4169	RAM/EEPROM

SP11_RESET_DESTINATION	8-bit register holds the destination register number for setpoint 11 trigger functions.	U_8	<u>4201</u>	RAM/EEPROM
SP11_RESET_VALUE	32-bit register holds the reset value used with setpoint 11 trigger functions.	S_32	449	RAM/EEPROM
SP11_TRACKING	8-bit register controls the setpoint tracking for setpoint 11.	U_8	<u>8271</u>	RAM/EEPROM
SP11_TRIGGER	8-bit register. Controls trigger functions of setpoint 11.	U_8	<u>8303</u>	RAM/EEPROM

See also

Setpoint Latch Mask - Register 4100

Relay De-energize Mask - Register 4101

Setpoint Reset Delay (Power-On Inhibit) - Register 4102

Octal Format

2.16.24 Setpoint 12

Name	Description	Symbol Type	Register Number	Memory Type
SETPOINT12	32-bit register for setpoint 12 value.	S_32	279	RAM/EEPROM
SETPOINT12_FLOAT	32-bit pseudo floating point register for setpoint 12 value. (See 32-bit Pseudo Floating Point).	PF_32	1559	RAM/EEPROM
SP12	This flag shows/controls the status of setpoint 12 (ON = setpoint activated).	B_11	239	RAM
SP12_REMOTE	Setting this bit to ON places setpoint 12 in remote mode.	B_27	239	RAM
SP12 STATUS	Read only flag shows the status of setpoint 12 in normal & remote mode.	B_11_R	4097	RAM
TRIGGER12	8-bit read only register which contains status flags for the Modbus master macro.	B_11_R	4098	RAM
RELAY12	Flag which shows/controls the instantaneous state of relay 12 (ON=energized).	B_11	4099	RAM

See also

Setpoint Status Flags - Register 4097

Setpoint Trigger Flags - Register 4098

Register 239 - Alarm Status

SP12 Setup

Register 4099 - Relay output

2.16.24.1 SP12 Setup

Name	Description	Symbol Type	Register Number	Memory Type
POWERON_INHIBIT_SP12	Bit flag shows that setpoint 12 has been in-active since power-on.	B_11	<u>4102</u>	RAM
RLY12 DE ENERGISE	Bit flag shows that setpoint 12 has been in-active since power-on.	B_11	<u>4101</u>	RAM
SETPOINT12_TEXT	Text display for setpoint 12.	L_30_T	16517	EEPROM
SP12_BREAK_DELAY	16-bit register holds the break delay time for setpoint 12 (0.1s or 0.001s resolution).	U_16	4186	RAM/EEPROM
SP12_CONTROL	8-bit register holds the setpoint & relay control setting for setpoint 12 (note: controller display is in octal).	O_8	<u>8256</u>	RAM/EEPROM
SP12 DATA SOURCE	16-bit register holds the register number of the data source for setpoint 12.	U_16	<u>4349</u>	RAM/EEPROM
SP12_DELAY_TYPE	8-bit register controls the delay type settings for setpoint 12.	U_8	8288	RAM/EEPROM
SP12_HYST	16-bit register holds the hysteresis/passband value for setpoint 12.	U_16	4154	RAM/EEPROM
SP12_LATCH	Flag shows/controls the latch status of setpoint 12 (ON = setpoint latched).	B_11	<u>4100</u>	RAM
SP12_MAKE_DELAY	16-bit register holds the make delay time for setpoint 12 (0.1s or 0.001s resolution).	U_16	4170	RAM/EEPROM
SP12_RESET_DESTINATION	8-bit register holds the destination register number for setpoint 12 trigger functions.	U_8	<u>4202</u>	RAM/EEPROM
SP12_RESET_VALUE	32-bit register holds the reset value used with setpoint 12 trigger functions.	S_32	451	RAM/EEPROM
SP12_TRACKING	8-bit register controls the setpoint tracking for setpoint 12.	U_8	<u>8272</u>	RAM/EEPROM
SP12_TRIGGER	8-bit register. Controls trigger functions of setpoint 12.	U_8	<u>8304</u>	RAM/EEPROM

See also

Setpoint Latch Mask - Register 4100

Relay De-energize Mask - Register 4101

Setpoint Reset Delay (Power-On Inhibit) - Register 4102

Octal Format

2.16.25 Setpoint 13

Name	Description	Symbol Type	Register Number	Memory Type
SETPOINT13	32-bit register for setpoint 13 value.	S_32	281	RAM/EEPROM
SETPOINT13_FLOAT	32-bit pseudo floating point register for setpoint 13 value. (See 32-bit Pseudo Floating Point).	PF_32	1561	RAM/EEPROM
SP13	This flag shows/controls the status of setpoint 13 (ON = setpoint activated).	B_12	239	RAM
SP13_REMOTE	Setting this bit to ON places setpoint 13 in remote mode.	B_28	239	RAM
SP13_STATUS	Read only flag shows the status of setpoint 13 in normal & remote mode.	B_12_R	4097	RAM
TRIGGER13	8-bit read only register which contains status flags for the Modbus master macro.	B_12_R	<u>4098</u>	RAM
RELAY13	Flag which shows/controls the instantaneous state of relay 13 (ON=energized).	B_12	<u>4099</u>	RAM

See also

Setpoint Status Flags - Register 4097

Setpoint Trigger Flags - Register 4098

Register 239 - Alarm Status

SP13 Setup

Register 4099 - Relay output

2.16.25.1 SP13 Setup

Name	Description	Symbol Type	Register Number	Memory Type
POWERON_INHIBIT_SP13	Bit flag shows that setpoint 13 has been in-active since power-on.	B_12	<u>4102</u>	RAM
RLY13 DE ENERGISE	Bit flag shows that setpoint 13 has been in-active since power-on.	B_12	<u>4101</u>	RAM
SETPOINT13_TEXT	Text display for setpoint 13.	L_30_T	16519	EEPROM
SP13_BREAK_DELAY	16-bit register holds the break delay time for setpoint 13 (0.1s or 0.001s resolution).	U_16	4187	RAM/EEPROM
SP13 CONTROL	8-bit register holds the setpoint & relay control setting for setpoint 13 (note: controller display is in octal).	O_8	<u>8257</u>	RAM/EEPROM
SP13_DATA_SOURCE	16-bit register holds the register number of the data source for setpoint 13.	U_16	<u>4350</u>	RAM/EEPROM
SP13_DELAY_TYPE	8-bit register controls the delay type settings for setpoint 13.	U_8	8289	RAM/EEPROM
SP13_HYST	16-bit register holds the hysteresis/passband value for setpoint 13.	U_16	4155	RAM/EEPROM
SP13_LATCH	Flag shows/controls the latch status of setpoint 13 (ON = setpoint latched).	B_12	<u>4100</u>	RAM
SP13_MAKE_DELAY	16-bit register holds the make delay time for setpoint 13 (0.1s or 0.001s resolution).	U_16	4171	RAM/EEPROM

SP13 RESET_DESTINATION	8-bit register holds the destination register number for setpoint 13 trigger functions.	U_8	<u>4203</u>	RAM/EEPROM
SP13_RESET_VALUE	32-bit register holds the reset value used with setpoint 13 trigger functions.	S_32	453	RAM/EEPROM
SP13_TRACKING	8-bit register controls the setpoint tracking for setpoint 13.	U_8	8273	RAM/EEPROM
SP13_TRIGGER	8-bit register. Controls trigger functions of setpoint 13.	U_8	<u>8305</u>	RAM/EEPROM

See also

Setpoint Latch Mask - Register 4100

Relay De-energize Mask - Register 4101

Setpoint Reset Delay (Power-On Inhibit) - Register 4102

Octal Format

2.16.26 Setpoint 14

Name	Description	Symbol Type	Register Number	Memory Type
SETPOINT14	32-bit register for setpoint 14 value.	S_32	283	RAM/EEPROM
SETPOINT14_FLOAT	32-bit pseudo floating point register for setpoint 14 value. (See 32-bit Pseudo Floating Point).	PF_32	1563	RAM/EEPROM
SP14	This flag shows/controls the status of setpoint 14 (ON = setpoint activated).	B_13	239	RAM
SP14_REMOTE	Setting this bit to ON places setpoint 14 in remote mode.	B_29	239	RAM
SP14_STATUS	Read only flag shows the status of setpoint 14 in normal $\&$ remote mode.	B_13_R	<u>4097</u>	RAM
TRIGGER14	8-bit read only register which contains status flags for the Modbus master macro.	B_13_R	<u>4098</u>	RAM
RELAY14	Flag which shows/controls the instantaneous state of relay 14 (ON=energized).	B_13	<u>4099</u>	RAM

See also

Setpoint Status Flags - Register 4097

Setpoint Trigger Flags - Register 4098

Register 239 - Alarm Status

SP14 Setup

Register 4099 - Relay output

2.16.26.1 SP14 Setup

Name	Description	Symbol Type	Register Number	Memory Type
POWERON INHIBIT SP14	Bit flag shows that setpoint 14 has been in-active since power-on.	B_13	<u>4102</u>	RAM
RLY14 DE ENERGISE	Bit flag shows that setpoint 14 has been in-active since power-on.	B_13	<u>4101</u>	RAM
SETPOINT14_TEXT	Text display for setpoint 14.	L_30_T	16521	EEPROM
SP14_BREAK_DELAY	16-bit register holds the break delay time for setpoint 14 (0.1s or 0.001s resolution).	U_16	4188	RAM/EEPROM
SP14_CONTROL	8-bit register holds the setpoint & relay control setting for setpoint 14 (note: controller display is in octal).	O_8	<u>8258</u>	RAM/EEPROM
SP14 DATA SOURCE	16-bit register holds the register number of the data source for setpoint 14.	U_16	<u>4351</u>	RAM/EEPROM
SP14_DELAY_TYPE	8-bit register controls the delay type settings for setpoint 14.	U_8	8290	RAM/EEPROM
SP14_HYST	16-bit register holds the hysteresis/passband value for setpoint 14.	U_16	4156	RAM/EEPROM
SP14_LATCH	Flag shows/controls the latch status of setpoint 14 (ON = setpoint latched).	B_13	<u>4100</u>	RAM
SP14_MAKE_DELAY	16-bit register holds the make delay time for setpoint 14 (0.1s or 0.001s resolution).	U_16	4172	RAM/EEPROM
SP14_RESET_DESTINATION	8-bit register holds the destination register number for setpoint 14 trigger functions.	U_8	<u>4204</u>	RAM/EEPROM
SP14_RESET_VALUE	32-bit register holds the reset value used with setpoint 14 trigger functions.	S_32	455	RAM/EEPROM
SP14_TRACKING	8-bit register controls the setpoint tracking for setpoint 14.	U_8	8274	RAM/EEPROM
SP14_TRIGGER	8-bit register. Controls trigger functions of setpoint 14.	U_8	8306	RAM/EEPROM

See also

Setpoint Latch Mask - Register 4100

Relay De-energize Mask - Register 4101

Setpoint Reset Delay (Power-On Inhibit) - Register 4102

Octal Format

2.16.27 Setpoint 15

Name	Description	Symbol Type	Register Number	Memory Type
SETPOINT15	32-bit register for setpoint 15 value.	S_32	285	RAM/EEPROM
SETPOINT15_FLOAT	32-bit pseudo floating point register for setpoint 15 value. (See 32-bit Pseudo Floating Point).	PF_32	1565	RAM/EEPROM
SP15	This flag shows/controls the status of setpoint 15 (ON = setpoint activated).	B_14	239	RAM
SP15_REMOTE	Setting this bit to ON places setpoint 15 in remote mode.	B_30	239	RAM
SP15_STATUS	Read only flag shows the status of setpoint 15 in normal $\&$ remote mode.	B_14_R	4097	RAM
TRIGGER15	8-bit read only register which contains status flags for the Modbus master macro.	B_14_R	<u>4098</u>	RAM
RELAY15	Flag which shows/controls the instantaneous state of relay 15 (ON=energized).	B_14	<u>4099</u>	RAM

See also

Setpoint Status Flags - Register 4097

Setpoint Trigger Flags - Register 4098

Register 239 - Alarm Status

SP15 Setup

Register 4099 - Relay output

2.16.27.1 SP15 Setup

Name	Description	Symbol Type	Register Number	Memory Type
POWERON_INHIBIT_SP15	Bit flag shows that setpoint 15 has been in-active since power-on.	B_14	<u>4102</u>	RAM
RLY15 DE ENERGISE	Bit flag shows that setpoint 15 has been in-active since power-on.	B_14	<u>4101</u>	RAM
SETPOINT15_TEXT	Text display for setpoint 15.	L_30_T	16523	EEPROM
SP15_BREAK_DELAY	16-bit register holds the break delay time for setpoint 15 (0.1s or 0.001s resolution).	U_16	4189	RAM/EEPROM
SP15 CONTROL	8-bit register holds the setpoint & relay control setting for setpoint 15 (note: controller display is in octal).	O_8	<u>8259</u>	RAM/EEPROM
SP15_DATA_SOURCE	16-bit register holds the register number of the data source for setpoint 15.	U_16	<u>4352</u>	RAM/EEPROM
SP15_DELAY_TYPE	8-bit register controls the delay type settings for setpoint 15.	U_8	<u>8291</u>	RAM/EEPROM
SP15_HYST	16-bit register holds the hysteresis/passband value for setpoint 15.	U_16	4157	RAM/EEPROM
SP15_LATCH	Flag shows/controls the latch status of setpoint 15 (ON = setpoint latched).	B_14	<u>4100</u>	RAM
SP15_MAKE_DELAY	16-bit register holds the make delay time for setpoint 15 (0.1s or 0.001s resolution).	U_16	4173	RAM/EEPROM

SP15_RESET_DESTINATION	8-bit register holds the destination register number for setpoint 15 trigger functions.	U_8	4205	RAM/EEPROM
SP15_RESET_VALUE	32-bit register holds the reset value used with setpoint 15 trigger functions.	S_32	457	RAM/EEPROM
SP15_TRACKING	8-bit register controls the setpoint tracking for setpoint 15.	U_8	8275	RAM/EEPROM
SP15_TRIGGER	8-bit register. Controls trigger functions of setpoint 15.	U_8	8307	RAM/EEPROM

See also

Setpoint Latch Mask - Register 4100

Relay De-energize Mask - Register 4101

Setpoint Reset Delay (Power-On Inhibit) - Register 4102

Octal Format

2.16.28 Setpoint 16

Name	Description	Symbol Type	Register Number	Memory Type
SETPOINT16	32-bit register for setpoint 16 value.	S_32	287	RAM/EEPROM
SETPOINT16_FLOAT	32-bit pseudo floating point register for setpoint 16 value. (See 32-bit Pseudo Floating Point).	PF_32	1567	RAM/EEPROM
SP16	This flag shows/controls the status of setpoint 16 (ON = setpoint activated).	B_15	239	RAM
SP16_REMOTE	Setting this bit to ON places setpoint 16 in remote mode.	B_31	239	RAM
SP16_STATUS	Read only flag shows the status of setpoint 16 in normal & remote mode.	B_15_R	4097	RAM
TRIGGER16	8-bit read only register which contains status flags for the Modbus master macro.	B_15_R	4098	RAM
RELAY16	Flag which shows/controls the instantaneous state of relay 16 (ON=energized).	B_15	<u>4099</u>	RAM

See also

Setpoint Status Flags - Register 4097

Setpoint Trigger Flags - Register 4098

Register 239 - Alarm Status

SP16 Setup

Register 4099 - Relay output

2.16.28.1 SP16 Setup

Name	Description	Symbol Type	Register Number	Memory Type
POWERON INHIBIT SP16	Bit flag shows that setpoint 16 has been in-active since power-on.	B_15	<u>4102</u>	RAM
RLY16 DE ENERGISE	Bit flag shows that setpoint 16 has been in-active since power-on.	B_15	<u>4101</u>	RAM
SETPOINT16_TEXT	Text display for setpoint 16.	L_30_T	16525	EEPROM
SP16_BREAK_DELAY	16-bit register holds the break delay time for setpoint 16 (0.1s or 0.001s resolution).	U_16	4190	RAM/EEPROM
SP16_CONTROL	8-bit register holds the setpoint & relay control setting for setpoint 16 (note: controller display is in octal).	O_8	<u>8260</u>	RAM/EEPROM
SP16 DATA SOURCE	16-bit register holds the register number of the data source for setpoint 16.	U_16	<u>4353</u>	RAM/EEPROM
SP16_DELAY_TYPE	8-bit register controls the delay type settings for setpoint 16.	U_8	8292	RAM/EEPROM
SP16_HYST	16-bit register holds the hysteresis/passband value for setpoint 16.	U_16	4158	RAM/EEPROM
SP16_LATCH	Flag shows/controls the latch status of setpoint 16 (ON = setpoint latched).	B_15	<u>4100</u>	RAM
SP16_MAKE_DELAY	16-bit register holds the make delay time for setpoint 16 (0.1s or 0.001s resolution).	U_16	4174	RAM/EEPROM
SP16_RESET_DESTINATION	8-bit register holds the destination register number for setpoint 16 trigger functions.	U_8	<u>4206</u>	RAM/EEPROM
SP16_RESET_VALUE	32-bit register holds the reset value used with setpoint 16 trigger functions.	S_32	459	RAM/EEPROM
SP16_TRACKING	8-bit register controls the setpoint tracking for setpoint 16.	U_8	<u>8276</u>	RAM/EEPROM
SP16_TRIGGER	8-bit register. Controls trigger functions of setpoint 16.	U_8	<u>8308</u>	RAM/EEPROM

See also

Setpoint Latch Mask - Register 4100

Relay De-energize Mask - Register 4101

Setpoint Reset Delay (Power-On Inhibit) - Register 4102

Octal Format

2.17 Status Registers

Apart from configuration and working registers the controller also contains various status registers which contain flags relating to key functions in the controllers operation. Some flags are read only while others also allow the user to take control of functions remotely or via the macro.

The table below shows status registers available in the Zen16.

Name	Description	Symbol Type	Register Number	Memory Type
ALARM_STATUS	32 bit value showing status and allowing control of setpoints.	U_32	<u>239</u>	RAM
AMBIENT_TEMP	32 bit read only float showing ambient temperature.	F_32_R	1225	RAM
AMBIENT_TEMP_SWAPPED	32 bit read only float showing ambient temperature. Note: This register is used to maintain backwards compatibility with older Intech products. When reading this register via Modbus the word order is Big Endian.	<u>SF_32_R</u>	121	RAM
EEPROM_MEMORY_SIZE	16-bit register shows how much EEPROM memory is fitted in the controller (value in Kbytes).	U_16_R	4437	RAM
RELAY_DE_ENERGIZE_FLAGS	6 16-bit register holds the de-energized status for relays.	U_16	<u>4101</u>	RAM
SETPOINT STATUS FLAGS	16 bit read only register shows the status of the setpoints	U_16_R	4097	RAM
DIGITAL PINS	16-bit register contains flags for the digital inputs on the top of the controller.	U_16	<u>4108</u>	RAM
STATE	16-bit register. Used to control the state number of the macro (cleared to 0 when returning to operational display).	U_16	4109	RAM
VIEW_POINTER	8-bit register indicates which value is currently being displayed in view mode (i.e. pressing UP or DOWN button).	U_8	8220	RAM
VIEW_MODE_BLANKING	16-bit register. Used to control which parameters are displayed when in view mode	U_16	<u>4436</u>	<u>EEPROM</u>
LAST_ERROR	8 bit register shows the last error encountered by the controller during power up.	U_8	8431	EEPROM
ERROR STATUS	8 bit register shows the current error status of the controller during power up (0=no errors).	U_8	<u>8435</u>	RAM
ERROR THRESHOLD	8 bit register sets the threshold at which errors will stop operation. Errors at or below the threshold will halt normal operation while errors above the threshold value will be automatically corrected (by loading default values).	U_8	<u>8436</u>	RAM/EEPROM
SOFTWARE VERSION NO	16-bit register which displays the software version number currently operating the controller.	U_16_R	<u>4106</u>	RAM
DEVICE_TYPE	Text register which displays the device type	L_14_T	<u>16565</u>	RAM
SERIAL_NO	32 bit read only register. Contains product serial number (V4.02a onwards)	U_32_R	<u>541</u>	<u>EEPROM</u>
CAL_DATE	32 bit register that contains the last calibration date. (MSW=Year, LSW=(MSB=Month, LSB=Date)).	U_32	<u>543</u>	<u>EEPROM</u>

Register 4099 Relay Output Image

This 16-bit register shows the current status of the relays after setpoint processing has been done. The difference between this register and register 239 (alarm status) is that the alarm status register shows the current status of the setpoints as opposed to the relays. For example a setpoint may have been activated but the relay may not yet be turned on because of a 10 second delay on make. In this case, reading alarm status register 239 shows the setpoint as active, but reading 4099 would show that the relay had not yet turned ON.

Writing To Register 4099

Register 4099 is normally used to read the current status of a relay as it is controlled by the setpoint logic. However it is possible to write directly to these flags as well, but the user should first understand the operation of the setpoint logic thoroughly before doing so. Under normal situations the setpoint logic calculates the new status of the relays at the control output rate (10mS or 100mS) and writes a new value to register 4099. This means that writes to this register from any other sources (macro or serial ports) will be overwritten by the setpoint logic. If you wish to write directly to a relay you should ensure that the setpoint logic for that relay is disabled by setting the setpoint source to "OFF". This means that all of the setpoint functions will be disabled and the relay will be totally under your control.

Speed Of Write To 4099

Under normal conditions (excluding PID and high resolution modes) the relay states are only updated at the control output rate. However, for setpoints 1 - 6, a write from the macro or serial port to register 4099 will cause the new value to appear directly on the relay output pins. (This only applies to code versions 4.01e and later).

Name	Description	Symbol Type	Register Number	Memory Type
RELAY_STATUS	16-bit register contains flags showing the instantaneous status of each relay (Note, this may be different to the setpoint status).	U_16	4099	RAM

The function of each bit of register 4099 is shown as follows.

Bit	Name	Description	Function
0	RELAY1	Flag shows the instantaneous state of relay 1 (ON = energized).	0 = OFF 1 = ON
1	RELAY2	Flag shows the instantaneous state of relay 2 (ON = energized).	0 = OFF 1 = ON
2	RELAY3	Flag shows the instantaneous state of relay 3 (ON = energized).	0 = OFF 1 = ON
3	RELAY4	Flag shows the instantaneous state of relay 4 (ON = energized).	0 = OFF 1 = ON
4	RELAY5	Flag shows the instantaneous state of relay 5 (ON = energized).	0 = OFF 1 = ON
5	RELAY6	Flag shows the instantaneous state of relay 6 (ON = energized).	0 = OFF 1 = ON
6	RELAY7	Flag shows the instantaneous state of relay 7 (ON = energized).	0 = OFF 1 = ON
7	RELAY8	Flag shows the instantaneous state of relay 8 (ON = energized).	0 = OFF 1 = ON
8	RELAY9	Flag shows the instantaneous state of relay 9 (ON = energized).	0 = OFF 1 = ON
9	RELAY10	Flag shows the instantaneous state of relay 10 (ON = energized).	0 = OFF 1 = ON
10	RELAY11	Flag shows the instantaneous state of relay 11 (ON = energized).	0 = OFF 1 = ON
11	RELAY12	Flag shows the instantaneous state of relay 12 (ON = energized).	0 = OFF 1 = ON
12	RELAY13	Flag shows the instantaneous state of relay 13 (ON = energized).	0 = OFF 1 = ON
13	RELAY14	Flag shows the instantaneous state of relay 14 (ON = energized).	0 = OFF 1 = ON
14	RELAY15	Flag shows the instantaneous state of relay 15 (ON = energized).	0 = OFF 1 = ON
15	RELAY16	Flag shows the instantaneous state of relay 16 (ON = energized).	0 = OFF 1 = ON

Register 4110 Remote LED Annunciators

Register 4110 is a 16-bit register that allows the user to take remote control of the LED annunciators on the front panel via the macro or the serial port. A read of this register will always show the current

LED status of all LED's whether in normal or remote mode.

Note: Some display options do not support all 6 LED annunciators. (See 1602 LCD Display)

Name	Description	Symbol Type	Register Number	Memory Type
ANNUNCIATORS	16-bit register contains status & control flags for the annunciator LED's.	U_16	4110	RAM

The function of each bit of register 4110 is shown as follows:

Bit	Name	Description	Function
0	LED6	Bit shows/controls the status of the annunciator LED 6. (See 1602 LCD Display)	0 = OFF 1 = ON
1	LED5	Bit shows/controls the status of the annunciator LED 5. (See 1602 LCD Display)	0 = OFF 1 = ON
2	LED4	Bit shows/controls the status of the annunciator LED 4.	0 = OFF 1 = ON
3	LED3	Bit shows/controls the status of the annunciator LED 3.	0 = OFF 1 = ON
4	LED2	Bit shows/controls the status of the annunciator LED 2.	0 = OFF 1 = ON
5	LED1	Bit shows/controls the status of the annunciator LED 1.	0 = OFF 1 = ON
6 & 7	-	-	Don't care
8	REMOTE_LED6	Bit sets the control mode for LED 6. (See 1602 LCD Display)	eON = Remote Control OFF = controller Control
9	REMOTE_LED5	Bit sets the control mode for LED 5. (See 1602 LCD Display)	eON = Remote Control OFF = controller Control
10	REMOTE_LED4	Bit sets the control mode for LED 4.	ON = Remote Control OFF = controller Control
11	REMOTE_LED3	Bit sets the control mode for LED 3.	ON = Remote Control OFF = controller Control
12	REMOTE_LED2	Bit sets the control mode for LED 2.	ON = Remote Control OFF = controller Control
13	REMOTE_LED1	Bit sets the control mode for LED 1.	ON = Remote Control OFF = controller Control
14 & 15	-	Reserved for future use	These bits should be written as 0

1602 LCD Display

The 16x2 LCD display option only supports 4 annunciator LED's (LED's 1 - 4). The controls for LED's 5&6 are used to control the buzzer and the backlight respectively. The table below shows the function of register 4110 for the 1602 display option.

Bit	Name	Description	Function
0	BACKLIGHT	Bit shows/controls the status of the backlight for the 1602 LCD display.	0 = OFF 1 = ON Default = ON
1	BUZZER	Bit shows/controls the status of the buzzer for the 1602 LCD display	0 = OFF 1 = ON
2	LED4	Bit shows/controls the status of the annunciator LED 4.	0 = OFF 1 = ON
3	LED3	Bit shows/controls the status of the annunciator LED 3.	0 = OFF 1 = ON
4	LED2	Bit shows/controls the status of the annunciator LED 2.	0 = OFF 1 = ON
5	LED1	Bit shows/controls the status of the annunciator LED 1.	0 = OFF 1 = ON
6 & 7	-	-	Don't care
8	REMOTE_BACKLIGH T	Bit sets the control mode for the backlight on the 1602 LCD display.	ON = Remote Control OFF = controller Control Default = ON (Remote Control)
9	REMOTE_BUZZER	Bit sets the control mode for the buzzer on the 1602 LCD display.	ON = Remote Control OFF = controller Control Default = ON (Remote Control)
10	REMOTE_LED4	Bit sets the control mode for LED 4.	ON = Remote Control OFF = controller Control
11	REMOTE_LED3	Bit sets the control mode for LED 3.	ON = Remote Control OFF = controller Control
12	REMOTE_LED2	Bit sets the control mode for LED 2.	ON = Remote Control OFF = controller Control
13	REMOTE_LED1	Bit sets the control mode for LED 1.	ON = Remote Control OFF = controller Control
14 & 15	-	Reserved for future use	These bits should be written as 0

NOTE: If the remote bits for the backlight and the buzzer are set to OFF, then the buzzer and backlight will be controlled by setpoints 5&6 respectively.

See also

Status Switches

2.17.1 Input Module Status

The Zen16 has 16 analog inputs and each input channels has an associated status register which shows the current operating state of that channel. Registers 4592 to 4607 are 16 bit unsigned registers that hold the current status of each input channel. Most flags in the status registers are read only, however there is a special write function associated with each of these registers. See Writing To Input Module Status Registers below.

Each input module status register contains up to 16 bit flags which define different status functions. The table below shows the meaning of each status bit.

NOTE: The status bits shown below relate to the standard isolated input module. In the future these functions could change as new input modules are released or new functions are introduced.

Bit	Name	Description	Function
0	Not Initialized	This flag shows that the input module is not initialized. This flag is normally set at initial power on or when the input mode is changed.	0 = OK 1 = Not Initialized
1	Busy	This flag shows that the input module is busy doing some internal function and may not be able to execute normal input sampling.	0 = OK 1 = Busy
2	No Response	This flag indicates that the input module is not responding to the Zen16's repeated attempts to communicate with it. After 5 consecutive bad or no responses, the Zen16 will stop trying and assume the module is no longer operational. (See Writing To Input Module Status Registers below to reset this flag)	0 = OK 1 = Not responding
3	Flash Memory Error	This flag indicates that a Flash memory error has occurred in the input module. This means that the configuration information in the input module has been corrupted and it can no longer operate correctly. Contact Define Instruments Ltd. for service advice.	0 = OK 1 = Flash Memory Error
4	Sensor Error	This flag indicates that a sensor error has been detected. This is used in RTD or TC modes to show that the sensor is open or short circuit. If this flag is set, the result data for this channel should be ignored.	0 = OK 1 = Sensor Error
5	Over Range	This flag indicates that input channel is in over range and the result data for the channel is not valid.	0 = OK 1 = Over Range
6	Under Range	This flag indicates that input channel is in under range and the result data for the channel is not valid.	0 = OK 1 = Under Range
7	32 Bit Result	For the isolated analog input module this bit will always be 0, but in future designs this bit could be set to 1 to instruct the Zen16 main controller to do a 32 bit read of the result register.	0 = Normal 16 bit Result 1 = 32 bit Result
8	Incremental Read	This flag tells the Zen16 main controller that value in the result register is an incremental value which shows the difference between the previous read. When this bit is set, the result register will be automatically reset to zero after each read of the result register. This mode is used when the input module is set to counter mode.	0 = Normal Read 1 = Incremental Read
9-15	Reserved	These flags are not used at present and are reserved for future functions.	0 = OK 1 = Don't Care

Writing To Input Module Status Registers

Although the flags contained in each of these register are normally read only flags, it is possible to write to these registers. A write to one of these status registers will cause the Zen16 main controller to clear the No Response flag (bit 2) and will reset its internal retry count, causing the Zen16 to resume polling this input module again.

2.17.2 Module ID

Zen16 controllers support various input and output modules which can be fitted in the analogue channel slots. The Zen16 detects which type of module is fitted in each of the channel slots, alters the functions for that channel appropriately.

As from firmware version V0.08.01 onwards, Zen16 controllers support the following module ID types.

Module ID Codes

Module ID	Description	Module Type	Module Function
0	No module detected in channel slot.	-	-
1 - 4	Not allocated. Reserved for future development.	Analogue	Input
5	Isolated multi-input module (default).	Analogue	Input
6	Non-isolated RTD input module.	Analogue	Input
7 - 63	Not allocated. Reserved for future development.	Analogue	Input
64	Isolated passive analogue output module.	Analogue	Output
65 - 127	Not allocated. Reserved for future development.	Analogue	Output
128	SPDT relay output module.	Digital	Input/Output
129 - 191	Not allocated. Reserved for future development.	Digital	Input/Output
192 - 255	Not allocated. Reserved for future development.	Reserved	Reserved

The type of module fitted in each slot can be read from the 16 Module ID registers shown in the table below.

Name	Description	Symbol Type	Register Number	Memory Type
MODULE_ID1	8-bit read only register that reports the module ID code for the module inserted in the CH1 slot. (See module ID table).	U_8_R	8515	RAM
MODULE_ID2	8-bit read only register that reports the module ID code for the module inserted in the CH1 slot. (See module ID table).	U_8_R	8516	RAM
MODULE_ID3	8-bit read only register that reports the module ID code for the module inserted in the CH1 slot. (See module ID table).	U_8_R	8517	RAM
MODULE_ID4	8-bit read only register that reports the module ID code for the module inserted in the CH1 slot. (See module ID table).	U_8_R	8518	RAM
MODULE_ID5	8-bit read only register that reports the module ID code for the module inserted in the CH1 slot. (See module ID table).	U_8_R	8519	RAM
MODULE_ID6	8-bit read only register that reports the module ID code for the module inserted in the CH1 slot. (See module ID table).	U_8_R	8520	RAM
MODULE_ID7	8-bit read only register that reports the module ID code for the module inserted in the CH1 slot. (See module ID table).	U_8_R	8521	RAM
MODULE_ID8	8-bit read only register that reports the module ID code for the module inserted in the CH1 slot. (See module ID table).	U_8_R	8522	RAM

MODULE_ID9	8-bit read only register that reports the module ID code for the module inserted in the CH1 slot. (See module ID table).	U_8_R	8523	RAM
MODULE_ID10	8-bit read only register that reports the module ID code for the module inserted in the CH1 slot. (See module ID table).	U_8_R	8524	RAM
MODULE_ID11	8-bit read only register that reports the module ID code for the module inserted in the CH1 slot. (See module ID table).	U_8_R	8525	RAM
MODULE_ID12	8-bit read only register that reports the module ID code for the module inserted in the CH1 slot. (See module ID table).	U_8_R	8526	RAM
MODULE_ID13	8-bit read only register that reports the module ID code for the module inserted in the CH1 slot. (See module ID table).	U_8_R	8527	RAM
MODULE_ID14	8-bit read only register that reports the module ID code for the module inserted in the CH1 slot. (See module ID table).	U_8_R	8528	RAM
MODULE_ID15	8-bit read only register that reports the module ID code for the module inserted in the CH1 slot. (See module ID table).	U_8_R	8529	RAM
MODULE_ID16	8-bit read only register that reports the module ID code for the module inserted in the CH1 slot. (See module ID table).	U_8_R	8530	RAM

2.17.3 View Mode Blanking

Register 4436 is a 16 bit register in EEPROM which controls the sequence of parameters which can be viewed when the "Up" or "Down" buttons are pressed. Each bit in the register controls a specific parameter display as shown below. If a specific bit is a "0" then the display of the associated parameter is disabled and that parameter will be skipped over. If a bit is a "1" the parameter will be displayed.

Down Button:

Bit 0 = Setpoint 2

Bit 1 = Setpoint 4

Bit 2 = Setpoint 6

Bit 3 = Valley

Bit 4 = Total 2

Bit 5 = Channel 2

Bit 6 = Channel 4

Bit 7 = Enable view mode macro on Down button

Up Button:

Bit 8 = Setpoint 1

Bit 9 = Setpoint 3

Bit 10 = Setpoint 5

Bit 11 = Peak

Bit 12 = Total 1

Bit 13 = Channel 1

Bit 14 = Channel 3

Bit 15 = Enable view mode macro on Up button

When register 4436 is read it will be displayed as a 16 bit signed number. The default value will be 32639 (0x7F7F hex) which is all codes enabled except the view macro.

2.17.4 Error Status

Last Error - Register 8431

Register 8431 is an 8 bit unsigned register which records the first error encountered after power up.

Register 8431 is also stored in non volatile memory so that it can be viewed even after a power down. Register 8431 can be read or written to for clearing an error number if required, but unlike register 8435 below, clearing register 8431 has no other function. It will not remove or fix any error condition or enable the controller to continue operating. It's purpose is purely for a diagnostics tool. See the Error table below for an explanation of the error codes.

Current Error Status at Power up - Register 8435

Register 8435 is an 8 bit unsigned register which reports the current status of any errors at power up. It is useful for controller models which do not have a display or are run with a different display option. After power up, the Zen16 will start loading configuration data from non-volatile memory and as it does so, it checks the data for errors. If errors are found, register 8435 is loaded with the appropriate error number as described in the Error table below. Error numbers are arranged in order of priority (1= highest priority, 255=lowest). Higher priority errors will be reported in preference to lower priority errors. If the Zen16 powers up successfully with no errors, register 8435 will be loaded with a value of zero.

Note: Multiple errors are not reported. If more than 1 error is discovered, only the error with the highest priority is reported.

Writing to Register 8435

Writing any value to register 8435 will attempt to clear the current error condition by reprogramming the effected block of data back to the factory defaults. If when attempting to repair an error, the controller finds there are more than **10** errors, the Zen16 will initialize all of its NV memory to factory defaults. This does not effect the calibration or configuration of any input modules and it will not effect the calibration of the analog output (unless it detects an error in the analog output configuration data).

Note: Writing to register 8435 will always cause the **Zen16** to reset and re-power again. The will result in no reply being sent via the serial port so management software must expect a timeout condition after writing to this register.

Note: While clearing an error may remove the error condition, it cannot return the data to it's original state prior to the error. It is highly likely that the controller will need to be re-configured or even recalibrated in some cases.

The remedy for each error condition will vary widely. If you encounter one of these errors you should contact your supplier for advice, quoting the error code.

Error Threshold - Register 8436

Register 8436 is an 8 $\overline{\text{bit}}$ unsigned register which controls the operation of the Zen16 when it encounters an error. The <u>Error table</u> below shows different errors in order of priority. If the final error has a lower priority (higher number) than that stored in register 8436, the Zen16 will ignore the error and continue with normal operation. If the error has the same or higher priority than register 8436 (i.e. reg 8435 <= 8436), the Zen16 will halt normal operation and wait for some intervention, either via a display panel or via the serial port.

The factory default setting for register 8436 is 20.

Error Table

The following table shows the possible error conditions and suggested causes. The last column shows an error group which is defined in the <u>Error Group Table</u> below.

Error#	Error Description	Group #
0	Successful power up with no errors.	
1	The controller has attempted to read it's onboard EEPROM memory but either the SCL or SDA line has been held low. This could be a device busy but is more likely to be a hardware fault. (check for shorts and check pull up resistor on SCL.) This could also be caused by a fault in cabling or external equipment	1
2	connected to the Zen16's expansion output socket. The controller has attempted to read the EEPROM but didn't receive any acknowledgement that it was there. Either there is no EEPROM installed in the required position or the wrong type of EEPROM has been installed (must be 24xC128 or greater)	1
3	During a read attempt of EEPROM the controller received a negative acknowledge error.	1
4	The controller managed to read data out of the EEPROM but the checksum for the data was incorrect.	1
5	Memory size error – checksum is ok but the memory size is either 0 or some other value which is not a valid size for this controller.	1
6	An internal RAM error was detected. This means that some or all of the microprocessors internal RAM is faulty and the controller will have to be returned to Define Instruments Ltd. for service.	1
7	Checksum error when reading setups Cal – Code10.	1
8	Checksum error when reading baud rate & serial address.	1
9	Brown out trigger activated at power on. Check power supply voltages.	1
12	Checksum error when reading input module 1-8 scaling data for 12 bit registers.	2
13	Checksum error when reading input module 9-16 scaling data for 12 bit registers.	2
14	Checksum error when reading input module 1-8 offset data for 12 bit registers.	2
15	Checksum error when reading input module 9-16 offset data for 12 bit registers.	2
20	Checksum error when reading display format data. (This effects scale factor for floating point values.)	2
21	Checksum error when reading MUX source data.	2
22	Checksum error when reading input module 1-8 scaling data.	2
23	Checksum error when reading input module 9-16 scaling data.	2
24	Checksum error when reading input module 1-8 offset data.	2
25	Checksum error when reading input module 9-16 offset data.	2
26	Checksum error when reading config data for cold junction channel selection.	2
30	Checksum error when reading Intech controller flag data.	3
31	Checksum error when reading Intech controller setpoint data.	3
32	Checksum error when reading XOR mask data for Intech controller outputs.	3
33	Checksum error when reading Intech controller cooling differential data.	3
34	Checksum error when reading Intech controller deadband data.	3
35	Checksum error when reading Intech controller heating differential data.	3
36	Checksum error when reading I/O module type. Default will be set 0 for auto detect.	3
40	Checksum error when reading D/A calibration low data.	4
41	Checksum error when reading D/A calibration high data.	4
42	Checksum error when reading analog output source values.	4
43	Checksum error when reading 16 analog output source values for input module slots.	4

50 51	Checksum error when reading scaling data for frequency/counters (DI1 - DI4). Checksum error when reading offset data for frequency/counters (DI1 - DI4).	5 5
52	Checksum error when reading counter A memory from on board FLASH	5
53	Checksum error when reading counter B memory from on board FLASH	5
54	Checksum error when reading counter C memory from on board FLASH	5
55 50	Checksum error when reading counter D memory from on board FLASH	5
56 57	Checksum error when reading raw result memory from on board FLASH	5
57	Checksum error when reading averaging window values for frequency (DI1 - DI4).	5
58	Checksum error when reading averaging sample values for frequency (DI1 - DI4).	5
60	Checksum error when reading configuration data for totalizers.	6
61	Checksum error when reading totalisator source values.	6
62	Checksum error when reading final total configuration data.	6
63	Checksum error when reading totalizer memory from on board FLASH	6
70	Checksum error when reading data log write pointer from on board FLASH	7
71	Checksum error when reading data log read pointer from on board FLASH	7
72	Checksum error when reading data log register pointers 1-16	7
73	Checksum error when reading data log register pointers 17-32	7
74	Checksum error when reading data log read size	7
75	EEPROM memory size has changed from the size originally installed in the controller. It now has no internal data logging memory installed. To accept this change, press the Prog button and the new memory size will be saved.	7
80	Checksum error when reading display source values.	8
81	Checksum error when reading display text character data.	8
82	Checksum error when reading peak/valley source values.	8
90	Checksum error when reading Auxiliary and Floating point variables from on board FLASH	9
91	Checksum error when reading user memory from on board FLASH	9
92	Checksum error when reading user memory band parameters	9
93	Checksum error when reading Model selection byte.	9
94	Checksum error when reading serial configuration for macro master mode.	9
100	Checksum error when reading advanced setpoint source values.	10
101	Checksum error when reading advanced setpoint control.	10
102	Checksum error when reading advanced setpoint data.	10
103	Checksum error when reading advanced setpoint hysteresis data.	10
104	Checksum error when reading advanced setpoint delay_on_make data.	10
105	Checksum error when reading advanced setpoint delay_on_break data.	10
106	Checksum error when reading advanced setpoint delay mode data.	10
107	Checksum error when reading advanced setpoint tracking data.	10
108	Checksum error when reading advanced setpoint trigger/reset values.	10
109	Checksum error when reading advanced setpoint reset values.	10
110	Checksum error when reading advanced setpoint reset destination values.	10

120	Checksum error when reading PID span data	12
121	Checksum error when reading PID gain data	12
122	Checksum error when reading PID integral time data	12
123	Checksum error when reading PID derivative time data	12
124	Checksum error when reading PID anti reset windup data.	12
125	Checksum error when reading PID cycle time data.	12
126	Checksum error when reading PID saturation high data	12
127	Checksum error when reading PID saturation low data	12
128	Checksum error when reading PID alpha constant data	12
129	Checksum error when reading PID setpoint weighting B data	12
130	Checksum error when reading PID setpoint weighting C data	12
131	Checksum error when reading PID N derivative data	12
150	Checksum error when reading com's timeout data	15
151	Checksum error when reading linearization table data	15
152	Checksum error when reading brightness.	15
153	Checksum error when reading manual display memory from on board FLASH	15
200	No real time clock device detected but internal data memory has been installed. This combination is not a standard option and suggests that either the RTC device is installed but not operating correctly, or there is no RTC device installed (but data logging memory has been installed).	20
201	Oscillator error on internal real time clock. This means that the crystal oscillator on the real time clock chip is either not currently going, or (more likely) it has stopped at some stage since last powered up. The most common cause of this fault is that the small button cell battery on the main board is flat. Call Define Instruments Ltd. to find out how to replace the battery.	20
202	Oscillator error on real time clock in uSD data logger.	20
203	Data range error on real time clock in uSD data logger. This fault may be rectified by resetting the time and date parameters for the controller.	20
204	A checksum error has been found when trying to read the data logging read/write pointers from the uSD card. This does not necessarily mean that all the logged data on the uSD card has been lost but you will have to reset either the read or write pointer (or both) in order to access any data which is still held on the card. You should do this before logging any new data as it may overwrite previously stored samples. For more information on which pointers are corrupted see RTC status.	20

20

20

- This indicates that the uSD card currently inserted in the data logging module is incompatible. It may be that the card is too large (up to 1GB is the recommended size) or it may be that the card is the wrong type (must be CSD V1.0). Also make sure that the contacts on the card are clean and free of dust and other residue. 206 Unformatted card. The uSD card has not been formatted correctly. Please 20 ensure that the card contains a valid Master Boot Record (MBR) with its partition table and that the first partition is of type FAT16. Some cards are shipped without a partition table by default, instead starting the FAT root sector in the first sector of the card. A partition table can be created with fdisk (this will erase all data on the card) and then formatting the newly created partition. Also make sure that there is enough linear free space available on the card. Using a freshly formatted card is recommended, but if some files are already on the card we suggest to defrag the file system before inserting the card into the data logger module for the first time. The data logger will leave some free space at the end
- store the samples. 207 Card not ready. The data logger cannot log data because either there is no card inserted or because a new card has been inserted and the data logger is busy creating the required file structure.

of the card, this is normal and intended. Please allow up to 60 seconds when inserting a card for the first time for the data logger to create the file used to

Error Groups

205

To help identify what effect a certain error will have on the operation of the Zen16, all errors have been categorized into different error groups. These are general groups and the user should still look firstly at the specific error number, as explained in the Error table above.

Error Group	Description of Error Group
1	These are critical errors of the highest priority. In some cases these errors may be hardware errors which need to be returned to Define Instruments Ltd. for service. In other cases they are primary configuration registers which effect the entire operation of the controller.
2	This group of errors relates to the configuration of primary <u>analogue input</u> functions. An error in these parameters will potentially effect the scaling of the 16 analogue input channels so the channel results can no longer be trusted and controller should be re-configured by the user.
3	This group of errors relates to the configuration of the <u>output controllers</u> . An error in these parameters will potentially effect the operation of relays and other outputs. The output controllers should be re-configured by the user.
4	This group of errors relates to the configuration of the <u>analogue output</u> channels. An error in these parameters will potentially effect the operation of the analogue outputs so the analogue outputs settings should be checked by the user.
5	This group of errors relates to the configuration of the 4 <u>digital input</u> channels. An error in these parameters could potentially change the scaling of these channels or in counter mode the count value at power-up could be lost.
6	This group of errors relates to the configuration of the <u>totalizer</u> channels. An error in these parameters could potentially change the operation of the totalizers or the total value at power-up could be lost.
7	This group of errors relates to the configuration of the <u>data logging</u> section. An error in these parameters could potentially change the operation of the data logger and may also cause data corruption in the data log memory.

- This group of errors relates to the configuration of the <u>display</u>. An error in these parameters could potentially change the parameters on the display. It should not effect the main operation of the controller but may create confusion if data is being retrieved in some serial modes.
- This group of errors relates to parameters which are normally used with a Macro. An error in these parameters could potentially change the way a macro operates or cause loss of stored parameters used by the macro. To recover from these faults it is highly recommended that the macro be re-loaded.
- This group of errors relates to the configuration of the <u>advanced setpoints</u>. An error in these parameters will potentially effect the operation of advanced relays and other advanced relay functions. The configuration of the advanced setpoints should be re-configured by the user.
- This group of errors relates to the configuration of the PID parameters. An error in these parameters will potentially effect the operation of the PID loops. The configuration of the PID should be re-configured by the user.
- This group of errors relates to the configuration of the various miscellaneous functions. If post linearization tables are being used then these should be reloaded. In general these errors are probably not critical to the operation of the controller but it is recommended that they are checked.
- This group of errors relates to errors in the real time clock. In general operation of the Zen16 can continue but all time and date values will be incorrect. This is generally only a problem when using data logging.

2.17.5 Status Switches

The following registers allow access to the status of the front panel switches and the rear pins which can be used with external switches.

Name	Description	Symbol Type	Register Number	Memory Type
SWITCHES	32-bit register contains flags for front panel switches.	U_32	<u>247</u>	RAM
DIGITAL_PINS	16 bit register contains flags for the digital inputs on the top of the controller.	U_16	<u>4108</u>	RAM

See also Switches

Status Registers

2.17.6 Register 239 - Alarm Status

Register 239 is a 32-bit register that contains flags to indicate the status of the 16 advanced setpoints. In the normal mode of operation, the status of each setpoint is controlled by the controller, based on a comparison between the input value and the setpoint value. Each setpoint can be individually placed into remote mode by setting the appropriate mode control bit (bits 16 to 31).

In remote mode, the input value and setpoint values have no effect on the setpoint status. Instead, the status of the setpoint is controlled directly by setting or clearing the appropriate status bit. This can be done from the serial port or from a macro.

Note: See <u>Alarm Status 16 bit</u> for information about accessing these status bits via two 16 bit registers instead of one 32 bit register.

See also

Alarm Status Read

Alarm Status Write

Setpoint Status Flags

2.17.6.1 Alarm Status Read

The following table shows the function of each bit when **reading** the alarm status.

Bit	Name	Description	Function
0	SP1	This flag shows/controls the status of setpoint 1	0 = OFF 1 = ON
1	SP2	This flag shows/controls the status of setpoint 2	0 = OFF 1 = ON
2	SP3	This flag shows/controls the status of setpoint 3	0 = OFF 1 = ON
3	SP4	This flag shows/controls the status of setpoint 4	0 = OFF 1 = ON
4	SP5	This flag shows/controls the status of setpoint 5	0 = OFF 1 = ON
5	SP6	This flag shows/controls the status of setpoint 6	0 = OFF 1 = ON
6	SP7	This flag shows/controls the status of setpoint 7	0 = OFF 1 = ON
7	SP8	This flag shows/controls the status of setpoint 8	0 = OFF 1 = ON
8	SP9	This flag shows/controls the status of setpoint 9	0 = OFF 1 = ON
9	SP10	This flag shows/controls the status of setpoint 10	0 = OFF 1 = ON
10	SP11	This flag shows/controls the status of setpoint 11	0 = OFF 1 = ON
11	SP12	This flag shows/controls the status of setpoint 12	0 = OFF 1 = ON
12	SP13	This flag shows/controls the status of setpoint 13	0 = OFF 1 = ON
13	SP14	This flag shows/controls the status of setpoint 14	0 = OFF 1 = ON
14	SP15	This flag shows/controls the status of setpoint 15	0 = OFF 1 = ON
15	SP16	This flag shows/controls the status of setpoint 16	0 = OFF 1 = ON
16	SP1_REMOTE	mode. (If setpoint 1 is operating in PID mode	0 = Normal Mode (auto mode for PID operation)
		then PID 1 is in manual mode)	1 = Remote Mode (manual or zero output mode for PID operation)
17	SP2_REMOTE.	When this bit is ON setpoint 2 is in remote mode. (If setpoint 1 is operating in PID mode	0 = Normal Mode (auto mode for PID operation)
		then PID 2 is in manual mode)	1 = Remote Mode (manual or zero output mode for PID operation)
18	SP3_REMOTE.	When this bit is ON setpoint 3 is in remote mode. (If setpoint 1 is operating in PID mode	0 = Normal Mode (auto mode for PID operation)
		then PID 3 is in manual mode)	1 = Remote Mode (manual or zero output mode for PID operation)
19	SP4_REMOTE	REMOTE When this bit is ON setpoint 4 is in remote mode. (If setpoint 1 is operating in PID mode then PID 4 is in manual mode)	0 = Normal Mode (auto mode for PID operation)
			1 = Remote Mode (manual or zero output mode for PID operation)

20 S	SP5_REMOTE	When this bit is ON setpoint 5 is in remote mode. (If setpoint 1 is operating in PID mode then PID 5 is in manual mode)	0 = Normal Mode (auto mode for PID operation)
		tilen Fib 3 is in manual mode)	1 = Remote Mode (manual or zero output mode for PID operation)
21	SP6_REMOTE	When this bit is ON setpoint 6 is in remote	0 = Normal Mode
		mode.	1 = Remote Mode
22	SP7_REMOTE	When this bit is ON setpoint 7 is in remote	0 = Normal Mode
		mode.	1 = Remote Mode
23	SP8_REMOTE	When this bit is ON setpoint 8 is in remote	0 = Normal Mode
		mode.	1 = Remote Mode
24	SP9_REMOTE	When this bit is ON setpoint 9 is in remote	0 = Normal Mode
		mode.	1 = Remote Mode
25	SP10_REMOTE	When this bit is ON setpoint 10 is in remote mode.	0 = Normal Mode
		mode.	1 = Remote Mode
26	SP11_REMOTE	When this bit is ON setpoint 11 is in remote mode.	0 = Normal Mode
		mode.	1 = Remote Mode
27	SP12_REMOTE	When this bit is ON setpoint 12 is in remote mode.	0 = Normal Mode
			1 = Remote Mode
28	SP13_REMOTE	When this bit is ON setpoint 13 is in remote mode.	0 = Normal Mode
			1 = Remote Mode
29	SP14_REMOTE	When this bit is ON setpoint 14 is in remote mode.	0 = Normal Mode
	0045 0514075		1 = Remote Mode
30	SP15_REMOTE	When this bit is ON setpoint 15 is in remote mode.	0 = Normal Mode
21	0040 054075	DEMOTE When this bit is ON actuaint 40 is in more to	1 = Remote Mode
31	SP16_REMOTE	_REMOTE When this bit is ON setpoint 16 is in remote mode.	0 = Normal Mode 1 = Remote Mode
			I - Memore would

NOTE: Bits 0 to 15 indicate the setpoint status only, not the relay status. Setpoint timer and manual reset settings could cause the relay status to be different from the setpoint status. For relay status, see register number 4099.

See also

Alarm Status Write

2.17.6.2 Alarm Status Write

The following table shows the function of each bit when **writing** to the alarm status.

Bit	Name	Description	Function
0	SP1	This flag controls the status of setpoint 1	Setpoint Mode (with SP1_REMOTE on) 0 = OFF 1 = ON
			PID Mode (with SP1_REMOTE on) 0 = Output off 1 = Manual output
1	SP2	This flag controls the status of setpoint 2	Setpoint Mode (with SP2_REMOTE on) 0 = OFF 1 = ON
			PID Mode (with SP2_REMOTE on) 0 = Output off 1 = Manual output

2	SP3	This flag controls the status of setpoint 3	Setpoint Mode (with SP3_REMOTE on) 0 = OFF 1 = ON
			PID Mode (with SP3_REMOTE on) 0 = Output off 1 = Manual output
3	SP4	This flag controls the status of setpoint 4	Setpoint Mode (with SP4_REMOTE on) 0 = OFF 1 = ON
			PID Mode (with SP4_REMOTE on) 0 = Output off 1 = Manual output
4	SP5	This flag controls the status of setpoint 5	Setpoint Mode (with SP5_REMOTE on) 0 = OFF 1 = ON
			PID Mode (with SP5_REMOTE on) 0 = Output off 1 = Manual output
5	SP6	This flag controls the status of setpoint 6	0 = OFF 1 = ON
6	SP7	This flag controls the status of setpoint 7	0 = OFF 1 = ON
7	SP8	This flag controls the status of setpoint 8	0 = OFF 1 = ON
8	SP9	This flag controls the status of setpoint 9	0 = OFF 1 = ON
9	SP10	This flag controls the status of setpoint 10	0 = OFF 1 = ON
10	SP11	This flag controls the status of setpoint 11	0 = OFF 1 = ON
11	SP12	This flag controls the status of setpoint 12	0 = OFF 1 = ON
12	SP13	This flag controls the status of setpoint 13	0 = OFF 1 = ON
13	SP14	This flag controls the status of setpoint 14	0 = OFF 1 = ON
14	SP15	This flag controls the status of setpoint 15	0 = OFF 1 = ON
15	SP16	This flag controls the status of setpoint 16	0 = OFF 1 = ON
16	SP1_REMOTE	Setting this bit to ON places setpoint 1 in remote mode. (If SP1 is operating in PID	0 = Normal Mode (auto mode for PID operation)
		mode then setting this bit causes the PID1 to operate in manual or off mode and clearing this bit causes PID1 to revert back to auto mode)	1 = Remote Mode (manual or zero output mode for PID operation)
17	SP2_REMOTE.	Setting this bit to ON places setpoint 2 in remote mode. (If SP2 is operating in PID	0 = Normal Mode (auto mode for PID operation)
		mode then setting this bit causes the PID2 to operate in manual or off mode and clearing this bit causes PID2 to revert back to auto mode)	1 = Remote Mode (manual or zero output mode for PID operation)
18	SP3_REMOTE.	Setting this bit to ON places setpoint 3 in remote mode. (If SP3 is operating in PID mode then setting this bit causes the PID3 to operate in manual or off mode and clearing this bit causes PID3 to revert back to auto mode)	0 = Normal Mode (auto mode for PID operation) 1 = Remote Mode (manual or zero output mode for PID operation)

19	SP4_REMOTE	Setting this bit to ON places setpoint 4 in remote mode. (If SP4 is operating in PID mode then setting this bit causes the PID4 to operate in manual or off mode and clearing this bit causes PID4 to revert back to auto mode)	0 = Normal Mode (auto mode for PID operation) 1 = Remote Mode (manual or zero output mode for PID operation)
20	SP5_REMOTE	Setting this bit to ON places setpoint 5 in remote mode. (If SP5 is operating in PID mode then setting this bit causes the PID5 to operate in manual or off mode and clearing this bit causes PID5 to revert back to auto mode)	0 = Normal Mode (auto mode for PID operation) 1 = Remote Mode (manual or zero output mode for PID operation)
21	SP6_REMOTE	Setting this bit to ON places setpoint 6 in remote mode.	0 = Normal Mode 1 = Remote Mode
22	SP7_REMOTE	Setting this bit to ON places setpoint 7 in remote mode.	0 = Normal Mode 1 = Remote Mode
23	SP8_REMOTE	Setting this bit to ON places setpoint 8 in remote mode.	0 = Normal Mode 1 = Remote Mode
24	SP9_REMOTE	Setting this bit to ON places setpoint 9 in remote mode.	0 = Normal Mode 1 = Remote Mode
25	SP10_REMOTE	Setting this bit to ON places setpoint 10 in remote mode.	0 = Normal Mode 1 = Remote Mode
26	SP11_REMOTE	Setting this bit to ON places setpoint 11 in remote mode.	0 = Normal Mode 1 = Remote Mode
27	SP12_REMOTE	Setting this bit to ON places setpoint 12 in remote mode.	0 = Normal Mode 1 = Remote Mode
28	SP13_REMOTE	Setting this bit to ON places setpoint 13 in remote mode.	0 = Normal Mode 1 = Remote Mode
29	SP14_REMOTE	Setting this bit to ON places setpoint 14 in remote mode.	0 = Normal Mode 1 = Remote Mode
30	SP15_REMOTE	Setting this bit to ON places setpoint 15 in remote mode.	0 = Normal Mode 1 = Remote Mode
31	SP16_REMOTE	Setting this bit to ON places setpoint 16 in remote mode.	0 = Normal Mode 1 = Remote Mode

NOTE: Bits 0 to 15 indicate the setpoint status only, not the relay status. Setpoint timer and manual reset settings could cause the relay status to be different from the setpoint status. For relay status, see register number 4099.

If setpoints are configured to operate in PID mode (setpoints 1 - 5 only) they will start up in PID auto mode at power on. Each PID loop can then be switched to operate in manual mode or PID off mode by setting the appropriate |SPx_REMOTE bit and |SPx bits in the ALARM_STATUS register.

The following table shows the different options available.

SPx_REMOTE bit	SPx bit	PID function
Off (0)	Don't care	Auto Mode - normal mode of operation where PID output is under control of the PID algorithm. (Default mode at power on)
On(1)	On(1)	Manual Output Mode - manual mode of operation where PID output is controlled by manually writing to PIDx_MAN_OUT register.
On(1)	Off (0)	Off Mode - PID algorithm and output are turned off, PID registers (PIDx_ERRD_OLD, PIDx_INTEGRAL_TERM, PIDx_OUTPUT) are reset to zero.

See also

Alarm Status Read

2.17.6.3 Alarm Status 16 bit

When using Modbus communications it is sometimes difficult to access 32 bit registers so the Alarm Status register can also be accessed by two 16 bit registers. Registers 4507 and 4508 duplicate the functions of the Alarm Status register 239 but allow it to be accessed in two 16 bit words instead of one 32 bit register.

Register 4507 - Alarm Status Low

Register 4507 is a 16 bit register which allows access to status/control flags for setpoints 1 - 8. The bit functions for register 4507 are shown below.

9 SP2_REMOTE. Setting this bit to ON places setpoint 2 in remote mode. (If SP2 is operating in PID (auto mode for PID operation) mode then setting this bit causes the PID2 to	Bit	Name	Description	Function
setpoint 2	0	SP1	•	
setpoint 3 SP4 This flag shows/controls the status of setpoint 4 SP5 This flag shows/controls the status of setpoint 5 SP6 This flag shows/controls the status of setpoint 6 SP7 This flag shows/controls the status of setpoint 7 This flag shows/controls the status of setpoint 7 SP8 This flag shows/controls the status of setpoint 3 SPP SP8 This flag shows/controls the status of setpoint 3 SPP SP8 This flag shows/controls the status of setpoint 3 SPP SP8 This flag shows/controls the status of setpoint 3 SPP SP8 This flag shows/controls the status of setpoint 3 SPP SP8 This flag shows/controls the status of setpoint 3 SPP SP8 This flag shows/controls the status of setpoint 3 SPP SP8 This flag shows/controls the status of setpoint 3 SPP SP8 This flag shows/controls the status of setpoint 3 SPP SP8 This flag shows/controls the	1	SP2		
setpoint 4 SP5 This flag shows/controls the status of setpoint 5 SP6 This flag shows/controls the status of setpoint 6 SP7 This flag shows/controls the status of setpoint 7 This flag shows/controls the status of setpoint 7 SP8 This flag shows/controls the status of setpoint 7 SP8 This flag shows/controls the status of setpoint 8 SP1_REMOTE Setting this bit to ON places setpoint 1 in remote mode. (If SP1 is operating in PID mode then setting this bit causes the PID1 to operate in manual mode and clearing this bit causes PID1 to revert back to auto mode) SP2_REMOTE. Setting this bit to ON places setpoint 2 in remote mode. (If SP2 is operating in PID mode then setting this bit causes the PID2 to mode then setting this bit causes the PID2 to mode then setting this bit causes the PID2 to mode for PID operation) 1 = Remote Mode (auto mode for PID operation) 1 = Remote Mode (auto mode for PID operation)	2	SP3		
setpoint 5 SP6 This flag shows/controls the status of setpoint 6 SP7 This flag shows/controls the status of setpoint 7 This flag shows/controls the status of setpoint 7 SP8 This flag shows/controls the status of setpoint 8 SP1_REMOTE Setting this bit to ON places setpoint 1 in remote mode. (If SP1 is operating in PID mode then setting this bit causes the PID1 to operate in manual mode and clearing this bit causes PID1 to revert back to auto mode) SP2_REMOTE. Setting this bit to ON places setpoint 2 in remote mode. (If SP2 is operating in PID mode then setting this bit causes the PID2 to mode then setting this bit causes the PID2 to mode then setting this bit causes the PID2 to mode then setting this bit causes the PID2 to mode then setting this bit causes the PID2 to mode for PID operation)	3	SP4		
setpoint 6 SP7 This flag shows/controls the status of setpoint 7 SP8 This flag shows/controls the status of setpoint 8 SP1_REMOTE Setting this bit to ON places setpoint 1 in remote mode. (If SP1 is operating in PID mode then setting this bit causes the PID1 to operate in manual mode and clearing this bit causes PID1 to revert back to auto mode) SP2_REMOTE. Setting this bit to ON places setpoint 2 in remote mode. (If SP2 is operating in PID mode then setting this bit causes the PID2 to mode then setting this bit causes the PID2 to mode then setting this bit causes the PID2 to mode then setting this bit causes the PID2 to mode then setting this bit causes the PID2 to mode then setting this bit causes the PID2 to mode then setting this bit causes the PID2 to mode then setting this bit causes the PID2 to mode then setting this bit causes the PID2 to mode then setting this bit causes the PID2 to mode for PID operation)	4	SP5		
setpoint 7 SP8 This flag shows/controls the status of setpoint 8 SP1_REMOTE Setting this bit to ON places setpoint 1 in remote mode. (If SP1 is operating in PID mode then setting this bit causes the PID1 to operate in manual mode and clearing this bit causes PID1 to revert back to auto mode) SP2_REMOTE. Setting this bit to ON places setpoint 2 in remote mode. (If SP2 is operating in PID mode then setting this bit causes the PID2 to mode then setting this bit causes the PID2 to 1 = Remote Mode Setting this bit to ON places setpoint 2 in remote mode. (If SP2 is operating in PID mode then setting this bit causes the PID2 to 1 = Remote Mode	5	SP6		
setpoint 8 8 SP1_REMOTE Setting this bit to ON places setpoint 1 in remote mode. (If SP1 is operating in PID mode then setting this bit causes the PID1 to operate in manual mode and clearing this bit causes PID1 to revert back to auto mode) 9 SP2_REMOTE. Setting this bit to ON places setpoint 2 in remote mode. (If SP2 is operating in PID mode then setting this bit causes the PID2 to 1 = Remote Mode) 1 = ON 0 = Normal Mode (auto mode for PID operation) 1 = Remote Mode 1 = Remote Mode	6	SP7		
remote mode. (If SP1 is operating in PID mode then setting this bit causes the PID1 to operate in manual mode and clearing this bit causes PID1 to revert back to auto mode) 9 SP2_REMOTE. Setting this bit to ON places setpoint 2 in remote mode. (If SP2 is operating in PID mode then setting this bit causes the PID2 to 1 = Remote Mode (auto mode for PID operation) 1 = Remote Mode (auto mode for PID operation)	7	SP8		
operate in manual mode and clearing this bit causes PID1 to revert back to auto mode) 9 SP2_REMOTE. Setting this bit to ON places setpoint 2 in remote mode. (If SP2 is operating in PID mode then setting this bit causes the PID2 to	8	SP1_REMOTE	remote mode. (If SP1 is operating in PID	
remote mode. (If SP2 is operating in PID (auto mode for PID operation) mode then setting this bit causes the PID2 to			operate in manual mode and clearing this bit	1 = Remote Mode (manual mode for PID operation)
	9	SP2_REMOTE.	remote mode. (If SP2 is operating in PID	0 = Normal Mode (auto mode for PID operation)
causes PID2 to revert back to auto mode) (manual mode for PID operation			operate in manual mode and clearing this bit	1 = Remote Mode (manual mode for PID operation)

10	SP3_REMOTE.	Setting this bit to ON places setpoint 3 in remote mode. (If SP3 is operating in PID mode then setting this bit causes the PID3 to operate in manual mode and clearing this bit causes PID3 to revert back to auto mode)	0 = Normal Mode (auto mode for PID operation) 1 = Remote Mode (manual mode for PID operation)
11	SP4_REMOTE	Setting this bit to ON places setpoint 4 in remote mode. (If SP4 is operating in PID mode then setting this bit causes the PID4 to operate in manual mode and clearing this bit causes PID4 to revert back to auto mode)	0 = Normal Mode (auto mode for PID operation) 1 = Remote Mode (manual mode for PID operation)
12	SP5_REMOTE	Setting this bit to ON places setpoint 5 in remote mode. (If SP5 is operating in PID mode then setting this bit causes the PID5 to operate in manual mode and clearing this bit causes PID5 to revert back to auto mode)	0 = Normal Mode (auto mode for PID operation) 1 = Remote Mode (manual mode for PID operation)
13	SP6_REMOTE	Setting this bit to ON places setpoint 6 in remote mode.	0 = Normal Mode 1 = Remote Mode
14	SP7_REMOTE	Setting this bit to ON places setpoint 7 in remote mode.	0 = Normal Mode 1 = Remote Mode
15	SP8_REMOTE	Setting this bit to ON places setpoint 8 in remote mode.	0 = Normal Mode 1 = Remote Mode

Register 4508 - Alarm Status High
Register 4508 is a 16 bit register which allows access to status/control flags for setpoints 9-16. The bit functions for register 4508 are shown below.

Bit	Name	Description	Function
0	SP9	This flag shows/controls the status of setpoint 9	0 = OFF 1 = ON
1	SP10	This flag shows/controls the status of setpoint 10	0 = OFF 1 = ON
2	SP11	This flag shows/controls the status of setpoint 11	0 = OFF 1 = ON
3	SP12	This flag shows/controls the status of setpoint 12	0 = OFF 1 = ON
4	SP13	This flag shows/controls the status of setpoint 13	0 = OFF 1 = ON
5	SP14	This flag shows/controls the status of setpoint 14	0 = OFF 1 = ON
6	SP15	This flag shows/controls the status of setpoint 15	0 = OFF 1 = ON
7	SP16	This flag shows/controls the status of setpoint 16	0 = OFF 1 = ON
8	SP9_REMOTE	Setting this bit to ON places setpoint 9 in remote mode.	0 = Normal Mode 1 = Remote Mode
9	SP10_REMOTE	Setting this bit to ON places setpoint 10 in remote mode.	0 = Normal Mode 1 = Remote Mode
10	SP11_REMOTE	Setting this bit to ON places setpoint 11 in remote mode.	0 = Normal Mode 1 = Remote Mode
11	SP12_REMOTE	Setting this bit to ON places setpoint 12 in remote mode.	0 = Normal Mode 1 = Remote Mode
12	SP13_REMOTE	Setting this bit to ON places setpoint 13 in remote mode.	0 = Normal Mode 1 = Remote Mode
13	SP14_REMOTE	Setting this bit to ON places setpoint 14 in remote mode.	0 = Normal Mode 1 = Remote Mode
14	SP15_REMOTE	Setting this bit to ON places setpoint 15 in remote mode.	0 = Normal Mode 1 = Remote Mode
15	SP16_REMOTE	Setting this bit to ON places setpoint 16 in remote mode.	0 = Normal Mode 1 = Remote Mode

2.18 Switches

Register 247 Serial Switch Control

Register 247 is a 32-bit register used to read the status of the switches or to disable the front panel switches and manually control switch depressions from the serial port.

Name	Description	Symbol Type	Register Number	Memory Type
SWITCHES	32-bit register contains flags for front panel switches.	U_32	247	RAM

The function of each bit is shown in the table below. Please note that bits 0 - 6 & bit 15 are standard on all display models, but the functionality of bits 7 - 14 and 16 - 31 will only be available on specific models of display.

Bit	Name	Description	Function
0	PROGRAM_BUTTON	Flag shows the current status of the program button (ON = button pressed).	0 = OFF (open), 1 = ON (closed)
1	DOWN_BUTTON	Flag shows the current status of the DOWN button (ON = button pressed).	0 = OFF (open), 1 = ON (closed)
2	UP_BUTTON	Flag shows the current status of the UP button (ON = button pressed).	0 = OFF (open), 1 = ON (closed)
3	LOCK_UP_SWITCH	Flag shows the current status of lock switch 2 (ON = main program locked).	0 = OFF (open), 1 = ON (closed)
4	LOCK_DOWN_SWITCH	Flag shows the current status of lock switch 1 (ON = setpoint access locked).	0 = OFF (open), 1 = ON (closed)
5	F1_BUTTON	Flag shows the current status of the function 1 button (ON = button pressed).	0 = OFF (open), 1 = ON (closed)
6	F2_BUTTON	Flag shows the current status of the function 2 button (ON = button pressed).	0 = OFF (open), 1 = ON (closed)
7	F3_BUTTON	Flag shows the current status of the function 3 button (ON = button pressed).	0 = OFF (open), 1 = ON (closed)
8	F4_BUTTON	Flag shows the current status of the function 4 button (ON = button pressed).	0 = OFF (open), 1 = ON (closed)
9	F5_BUTTON	Flag shows the current status of the function 5 button (ON = button pressed).	0 = OFF (open), 1 = ON (closed)
10 to 14	l .	Reserved for future use. These bits are always read as 0.	
15	REMOTE_SWITCH	When set, this bit disables operation of front panel switches bits0 - 7.	0 = Normal Mode, 1 = Remote Switch Mode

16	NUMBER1_BUTTON	Flag shows the current status of the numeric button 1 (ON = button pressed).	0 = OFF (open), 1 = ON (closed)
17	NUMBER2_BUTTON	Flag shows the current status of the numeric button 2 (ON = button pressed).	0 = OFF (open), 1 = ON (closed)
18	NUMBER3_BUTTON	Flag shows the current status of the numeric button 3 (ON = button pressed).	0 = OFF (open), 1 = ON (closed)
19	NUMBER4_BUTTON	Flag shows the current status of the numeric button 4 (ON = button pressed).	0 = OFF (open), 1 = ON (closed)
20	NUMBER5_BUTTON	Flag shows the current status of the numeric button 5 (ON = button pressed).	0 = OFF (open), 1 = ON (closed)
21	NUMBER6_BUTTON	Flag shows the current status of the numeric button 6 (ON = button pressed).	0 = OFF (open), 1 = ON (closed)
22	NUMBER7_BUTTON	Flag shows the current status of the numeric button 7 (ON = button pressed).	0 = OFF (open), 1 = ON (closed)
23	NUMBER8_BUTTON	Flag shows the current status of the numeric button 8 (ON = button pressed).	0 = OFF (open), 1 = ON (closed)
24	NUMBER9_BUTTON	Flag shows the current status of the numeric button 9 (ON = button pressed).	0 = OFF (open), 1 = ON (closed)
25	NUMBER0_BUTTON	Flag shows the current status of the numeric button 0 (ON = button pressed).	0 = OFF (open), 1 = ON (closed)
26 to 3°	1	Reserved for future use. These bits are always read as 0.	

A read of register 247 will always show the debounced status of the front panel buttons and lock switches regardless of whether bit 15 is set to remote or normal mode.

Normal Switch Mode

In normal mode all buttons presses are transferred through to the operating system of the controller for processing. A write to bits 0 to 14 or bits 16 to 31 is **not recommended** while in the normal mode and can produce an unreliable results as these bits are also modified by the OS.

Remote Switch Mode

In remote switch mode the state of bits 0 to 7 (the Prog, Up, Down, F1, F2, F3 buttons and lock switches) are not transferred through to the operating system. They can still be obtained by reading register 247 but the controller will not respond to any changes in the normal way. Instead the pressing of buttons is simulated by setting and clearing the appropriate bits with a write to register 247.

NOTE: When operating in remote mode must be manually turned off as well. Leaving a button set to on permanently will cause a scrolling of parameters every 2 seconds.

Function Button Macros

Function buttons F1, F2 and F3 all have dedicated macro subroutines which are called once only each time the button is pressed. These macros are only called when the controller is in it's normal operating mode (i.e. not in editing modes) If any of the editing modes are operational when one of these buttons are pressed, the macro is not called, however the appropriate bit in register 247 is still set enabling the main macro to take an alternative action if required.

Function buttons F4 and F5 and number buttons 0-9 do not have any special macro subroutines. To action these button changes the main macro needs to poll register 247 for changes.

2.19 Timers

The timer registers shown below are software timers that are managed by the operating system of the controller and run continuously in the background with no user intervention required. Apart from being automatically incremented, they are not used by the operating system or any other standard functions in the controller, so you have complete freedom to use them as required.

The timer count is incremented by the operating system at set intervals (usually 0.1 seconds). Timers can be read or written to from the macro or via the serial port. Timer values will not change within a macro loop (with the exception of the Modbus master macro).

Name	Description	Symbol Type	Register Number	Memory Type
SHORT_TIMER1	16-bit timer counts up every 0.1 seconds (109 minutes). It can be set/reset by macro.	U_16	4111	RAM
SHORT_TIMER2	16-bit timer counts up every 0.1 seconds (109 minutes). It can be set/reset by macro.	U_16	4112	RAM
SHORT_TIMER3	16-bit timer counts up every 0.1 seconds (109 minutes). It can be set/reset by macro.	U_16	4113	RAM
SHORT_TIMER4	16-bit timer counts up every 0.1 seconds (109 minutes). It can be set/reset by macro.	U_16	4114	RAM
FAST_TIMER1	16-bit timer counts up every 0.01 seconds (10.9 minutes). It can be set/reset by macro.	U_16	4308	RAM
FAST_TIMER2	16-bit timer counts up every 0.01 seconds (10.9 minutes). It can be set/reset by macro.	U_16	4309	RAM
FAST_TIMER3	16-bit timer counts up every 0.01 seconds (10.9 minutes). It can be set/reset by macro.	U_16	4310	RAM
FAST_TIMER4	16-bit timer counts up every 0.01 seconds (10.9 minutes). It can be set/reset by macro.	U_16	4311	RAM
TIMER1	32-bit timer counts up every 0.1 seconds (13.6 years) can be set/reset by macro.	U_32	143	RAM
TIMER2	32-bit timer counts up every 0.1 seconds (13.6 years) can be set/reset by macro.	U_32	145	RAM
TIMER3	32-bit timer counts up every 0.1 seconds (13.6 years) can be set/reset by macro.	U_32	147	RAM
TIMER4	32-bit timer counts up every 0.1 seconds (13.6 years) can be set/reset by macro.	U_32	149	RAM

NOTE: If a timer reaches its maximum count it overflows to 0 without any warning so you must ensure that you use the correct timer (long or short) for the task.

2.20 Totalizers

A totalizer is a user selectable software function of the controller that converts an input rate to an input total over time. Each Zen16 controller has 10 independent totalizers suitable for a wide variety of totaling applications. Totals can be reset using one of a number of methods. Setpoints can be used to reset a sub-total and increment a grand total.

For example:

You have a settling tank being filled with water. The flow rate is metered and input to a Zen16 controller. The flow rate indicates the speed at which the volume of water travels past a set point, but not the total volume accumulated in the tank. The controller's totalizer performs this function and provides you with the total amount of water currently in the tank. This then allows you to make control decisions, such as when to turn the tap off before the tank overflows!

To set up a totalizer channel, you need to do the following;

- 1) Load the DATA_SOURCE_TOTALx register with the address (i.e. register number) of the register which holds the flow rate value. For example if your flow rate was coming from the COUNTER_a register (525) then you would set DATA_SOURCE_TOTALx to 525.
- **2)** Setup the DISPLAY_FORMAT_TOTALx with the decimal point format that want the final total to be displayed with. For example if you want the total to be displayed with 1 decimal points (i.e. X.X), you would set DISPLAY_FORMAT_TOTALx to a value of 1. If you don't want any decimal points then set DISPLAY_FORMAT_TOTALx to 0.(See <u>Display Format</u> for more info on decimal points)
- **3)** You can also load TEXT_CHARACTER_TOTALx with ASCII value from 30 to 127 if you want the final total to be displayed with a trailing text character to display units. For example if you wanted the total to be displayed as "X.XXXL" you would set TEXT_CHARACTER_TOTALx to 76 (the ASCII value for "L" is 76). If you don't want any trailing text character then set

TEXT_CHARACTER_TOTALx to 0.

4) Next you need to tell the totalizer how to calculate your total based on a theoretical input flow rate, and the resulting total you would expect to see after a certain amount of time has elapsed. This is done using the registers INPUT_RATEx, FINAL_TOTALx and TOTALx_TIME. The example below shows how this is done.

Lets assume our flow rate is in liters per minute, and we want our final total value to display in thousands of liters with 1 decimal place. That means:

With a flow rate of 1000 liters, our total should read 1.0 after 1 minute.

- => INPUT RATEx = 1000
- => FINAL_TOTALX = 10 (this is only a 16 bit integer so just ignore the decimal point for now and enter the digits you expect in your final total)

To setup the TOTALx_TIME value, see <u>Totalizer Time Period and Rollover</u>. This register controls the time period used for the calculation of K factor and also allows you to select if you want the total to rollover when it exceeds its maximum value. So assuming we want rollover to be active:

```
=> TOTALx TIME = 18 (or 0x12 in hex)
```

You could setup the above registers in different ways and still get the same result. For example we could have said;

With a flow rate of 10000 liters, our total should read 100.0 after 10 minutes.

- => INPUT_RATEx = 10000
- => FINAL_TOTALx = 1000
- => TOTALx TIME = 19 (or 0x13 in hex)

The result would be exactly the same so provided the relationships between the 3 parameters are correct the calculated K factor will be correct. However, there are some limitations that have to be observed when choosing values for these parameters. See Totalizer Limitations below.

- **5)** Next you can specify the minimum flow rate you want the totalizer to work with by entering a value in CUTOFFx. Whenever the input flow rate falls below the value of CUTOFFx, the totalizer will stop totalizing.
- **6)** Finally, you can enter a text string up to 8 characters long into TOTALx_TEXT to identify the what the total represents. This last step is optional and if you don't do this the default text will be "Total x".

Totalizer Limitations

Due to limitations in the math's calculations, some combinations of INPUT_RATEx, FINAL_TOTALx and TOTALx TIME may cause errors. So the following limitations apply;

FINAL_TOTALx/INPUT_RATEx must be < 600

With time = 1 minute,

FINAL_TOTALx/INPUT_RATEx must be < 60

With time = 10 seconds,

FINAL_TOTALx/INPUT_RATEx must be < 10

With time = 1 second,

INPUT_RATEx must be >= FINAL_TOTALx

See also

Total 1

Total 2

Total 3

Total 4

Total 5

Total 6

Total 7

Total 8

Total 9

Total 10

Final Total Value

Input Rate Value

Totalizer Time Period and Rollover

2.20.1 Total 1

Name	Description	Symbol Type	Register Number	Memory Type
TOTAL1	Non-volatile 32-bit register for Totalizer 1 value.	S_32	289	RAM/FLASH
TOTAL1_FLOAT	Non-volatile 32-bit pseudo floating point register for Totalizer 1 value. (See 32-bit Pseudo Floating Point).	PF_32	1569	RAM/FLASH
CUTOFF1	16-bit register. Cutoff value for totalizer 1 (range - 32768 to 32767).	S_16	4618	RAM/EEPROM
DATA SOURCE TOTAL1	16-bit register holds the register number of the data source for totalizer 1.	U_16	<u>4328</u>	RAM/EEPROM
DISPLAY_FORMAT_TOTAL1	8-bit register controls the display format settings for totalizer 1 (display is in <u>octal</u> format).	<u>0_8</u>	<u>8337</u>	RAM/EEPROM

INPUT_RATE1	16-bit unsigned register. Input rate for K factor calculation totalizer 1. (See <u>Totalizer Limitations</u>)	U_16	4257	RAM/EEPROM
FINAL TOTAL1	16-bit register. Expected final total value for totalizer 1 after selected time period with specified input rate. (See <u>Totalizer Limitations</u>)	S_16	4608	RAM/EEPROM
TOTAL1_TIME	8-bit register for totalizer 1 time calculation & rollover. (See <u>Totalizer Limitations</u>)	U_8	8473	RAM/EEPROM
TEXT_CHARACTER_TOTAL1	8-bit register holds the ASCII value for the last digit text character for totalizer 1 (0 = no character).	U_8	8391	RAM/EEPROM
TOTAL1_TEXT	Text display for total 1.	L_30	16437	EEPROM
UNITS_TEXT_TOTAL1	Units text for TOTAL1. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17449	EEPROM

See also

K Factor

Input Rate Value

Totalizer Data Source Selection

Totalizer Time Period and Rollover

2.20.2 Total 2

Name	Description	Symbol Type	Register Number	Memory Type
TOTAL2	Non-volatile 32-bit register for totalizer 2 value.	S_32	291	RAM/FLASH
TOTAL2_FLOAT	Non-volatile 32-bit pseudo floating point register for totalizer 2 value. (See <u>32-bit Pseudo Floating Point</u>).	PF_32	1571	RAM/FLASH
CUTOFF2	16-bit register. Cutoff value for totalizer 2 (range - 32768 to 32767).	S_16	4619	RAM/EEPROM
DATA_SOURCE_TOTAL2	16-bit register holds the register number of the data source for totalizer 2.	U_16	4329	RAM/EEPROM
DISPLAY FORMAT TOTAL2	8-bit register controls the display format settings for totalizer 2 (display is in $\underline{\text{octal}}$ format).	<u>0_8</u>	8338	RAM/EEPROM
INPUT_RATE2	16-bit unsigned register. Input rate for K factor calculation totalizer 2. (See Totalizer Limitations)	U_16	<u>4258</u>	RAM/EEPROM
FINAL_TOTAL2	16-bit register. Expected final total value for totalizer 2 after selected time period with specified input rate. (See <u>Totalizer Limitations</u>)	S_16	<u>4609</u>	RAM/EEPROM
TOTAL2_TIME	8-bit register for totalizer 2 time calculation & rollover. (See <u>Totalizer Limitations</u>)	U_8	<u>8474</u>	RAM/EEPROM
TEXT_CHARACTER_TOTAL2	8-bit register holds the ASCII value for the last digit text character for totalizer 2 (0 = no character).	U_8	8392	RAM/EEPROM
TOTAL2_TEXT	Text display for total 2.	L_30	16439	EEPROM
UNITS_TEXT_TOTAL2	Units text for TOTAL2. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17451	EEPROM
See also K Factor				

Input Rate Value

Totalizer Data Source Selection

Totalizer Time Period and Rollover

2.20.3 Total 3

Name	Description	Symbol Type	Register Number	Memory Type
TOTAL3	Non-volatile 32-bit register for totalizer 3 value.	S_32	293	RAM/FLASH
TOTAL3_FLOAT	Non-volatile 32-bit pseudo floating point register for totalizer 3 value. (See <u>32-bit Pseudo Floating Point</u>).	PF_32	1573	RAM/FLASH
CUTOFF3	16-bit register. Cutoff value for totalizer 3 (range - 32768 to 32767).	S_16	4620	RAM/EEPROM
DATA SOURCE_TOTAL3	16-bit register holds the register number of the data source for totalizer 3.	U_16	<u>4330</u>	RAM/EEPROM
DISPLAY FORMAT TOTAL3	8-bit register controls the display format settings for totalizer 3 (display is in <u>octal</u> format).	<u>0_8</u>	8339	RAM/EEPROM
INPUT_RATE3	16-bit unsigned register. Input rate for K factor calculation totalizer 3. (See Totalizer Limitations)	U_16	4259	RAM/EEPROM
FINAL TOTAL3	16-bit register. Expected final total value for totalizer 3 after selected time period with specified input rate. (See <u>Totalizer Limitations</u>)	S_16	<u>4610</u>	RAM/EEPROM
TOTAL3_TIME	8-bit register for totalizer 3 time calculation & rollover. (See <u>Totalizer Limitations</u>)	U_8	<u>8475</u>	RAM/EEPROM
TEXT_CHARACTER_TOTAL3	8-bit register holds the ASCII value for the last digit text character for totalizer 3 (0 = no character).	U_8	<u>8393</u>	RAM/EEPROM
TOTAL3_TEXT	Text display for total 3.	L_30	16441	EEPROM
UNITS_TEXT_TOTAL3	Units text for TOTAL3. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17453	EEPROM

See also

K Factor

Input Rate Value

Totalizer Data Source Selection

Totalizer Time Period and Rollover

2.20.4 Total 4

Name	Description	Symbol Type	Register Number	Memory Type
TOTAL4	Non-volatile 32-bit register for totalizer 4 value.	S_32	295	RAM/FLASH
TOTAL4_FLOAT	Non-volatile 32-bit pseudo floating point register for totalizer 4 value. (see 32-bit Pseudo Floating Point).	PF_32	1575	RAM/FLASH
CUTOFF4	16-bit register. Cutoff value for totalizer 4 (range - 32768 to 32767).	S_16	4621	RAM/EEPROM
DATA_SOURCE_TOTAL4	16-bit register holds the register number of the data source for totalizer 4.	U_16	<u>4331</u>	RAM/EEPROM
DISPLAY FORMAT TOTAL4	8-bit register controls the display format settings for totalizer 4 (display is in <u>octal</u> format).	<u>0_8</u>	8340	RAM/EEPROM
INPUT_RATE4	16-bit unsigned register. Input rate for K factor calculation totalizer 4. (See Totalizer Limitations)	U_16	4260	RAM/EEPROM
FINAL TOTAL4	16-bit register. Expected final total value for totalizer 4 after selected time period with specified input rate. (See <u>Totalizer Limitations</u>)	S_16	<u>4611</u>	RAM/EEPROM
TOTAL4_TIME	8-bit register for totalizer 4 time calculation & rollover. (See <u>Totalizer Limitations</u>)	U_8	<u>8476</u>	RAM/EEPROM
TEXT_CHARACTER_TOTAL4	8-bit register holds the ASCII value for the last digit text character for totalizer 4 (0 = no character).	U_8	8394	RAM/EEPROM
TOTAL4_TEXT	Text display for total 4.	L_30	16443	EEPROM
UNITS_TEXT_TOTAL4	Units text for TOTAL4. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17455	<u>EEPROM</u>

See also

K Factor

Input Rate Value

Totalizer Data Source Selection

Totalizer Time Period and Rollover

2.20.5 Total 5

Name	Description	Symbol Type	Register Number	Memory Type
TOTAL5	Non-volatile 32-bit register for totalizer 5 value.	S_32	297	RAM/FLASH
TOTAL5_FLOAT	Non-volatile 32-bit pseudo floating point register for totalizer 5 value. (See 32-bit Pseudo Floating Point).	PF_32	1577	RAM/FLASH
CUTOFF5	16-bit register. Cutoff value for totalizer 5 (range - 32768 to 32767).	S_16	4622	RAM/EEPROM
DATA SOURCE TOTAL5	16-bit register holds the register number of the data source for totalizer 5.	U_16	<u>4332</u>	RAM/EEPROM
DISPLAY_FORMAT_TOTAL5	8-bit register controls the display format settings for totalizer 5 (display is in <u>octal</u> format).	<u>0_8</u>	8341	RAM/EEPROM

INPUT_RATE5	16-bit unsigned register. Input rate for K factor calculation totalizer 5. (See Totalizer Limitations)	U_16	<u>4261</u>	RAM/EEPROM
FINAL_TOTAL5	16-bit register. Expected final total value for totalizer 5 after selected time period with specified input rate. (See <u>Totalizer Limitations</u>)	S_16	<u>4612</u>	RAM/EEPROM
TOTAL5_TIME	8-bit register for totalizer 5 time calculation & rollover. (See <u>Totalizer Limitations</u>)	U_8	8477	RAM/EEPROM
TEXT_CHARACTER_TOTAL5	8-bit register holds the ASCII value for the last digit text character for totalizer 5 (0 = no character).	U_8	<u>8395</u>	RAM/EEPROM
TOTAL5_TEXT	Text display for total 5.	L_30	16445	EEPROM
UNITS_TEXT_TOTAL5	Units text for TOTAL5. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17457	EEPROM

K Factor

Input Rate Value

Totalizer Data Source Selection

Totalizer Time Period and Rollover

2.20.6 Total 6

Name	Description	Symbol Type	Register Number	Memory Type
TOTAL6	Non-volatile 32-bit register for totalizer 6 value.	S_32	299	RAM/FLASH
TOTAL6_FLOAT	Non-volatile 32-bit pseudo floating point register for totalizer 6 value. (See 32-bit Pseudo Floating Point).	PF_32	1579	RAM/FLASH
CUTOFF6	16-bit register. Cutoff value for totalizer 6 (range - 32768 to 32767).	S_16	4623	RAM/EEPROM
DATA SOURCE TOTAL6	16-bit register holds the register number of the data source for totalizer 6.	U_16	<u>4333</u>	RAM/EEPROM
DISPLAY_FORMAT_TOTAL6	8-bit register controls the display format settings for totalizer 6 (display is in <u>octal</u> format).	<u>0_8</u>	<u>8342</u>	RAM/EEPROM
INPUT_RATE6	16-bit unsigned register. Input rate for K factor calculation totalizer 6. (See Totalizer Limitations)	U_16	<u>4262</u>	RAM/EEPROM
FINAL_TOTAL6	16-bit register. Expected final total value for totalizer 6 after selected time period with specified input rate. (See <u>Totalizer Limitations</u>)	S_16	<u>4613</u>	RAM/EEPROM
TOTAL6_TIME	8-bit register for totalizer 6 time calculation & rollover. (See <u>Totalizer Limitations</u>)	U_8	8478	RAM/EEPROM
TEXT_CHARACTER_TOTAL6	8-bit register holds the ASCII value for the last digit text character for totalizer 6 (0 = no character).	U_8	<u>8396</u>	RAM/EEPROM
TOTAL6_TEXT	Text display for total 6.	L_30	16447	EEPROM
UNITS_TEXT_TOTAL6	Units text for TOTAL6. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17459	<u>EEPROM</u>

See also

K Factor

Input Rate Value

Totalizer Data Source Selection

Totalizer Time Period and Rollover

2.20.7 Total 7

Name	Description	Symbol Type	Register Number	Memory Type
TOTAL7	Non-volatile 32-bit register for totalizer 7 value.	S_32	301	RAM/FLASH
TOTAL7_FLOAT	Non-volatile 32-bit pseudo floating point register for totalizer 7 value. (See 32-bit Pseudo Floating Point).	PF_32	1581	RAM/FLASH
CUTOFF7	16-bit register. Cutoff value for totalizer 7 (range - 32768 to 32767).	S_16	4624	RAM/EEPROM
DATA_SOURCE_TOTAL7	16-bit register holds the register number of the data source for totalizer 7.	U_16	<u>4334</u>	RAM/EEPROM
DISPLAY FORMAT TOTAL7	8-bit register controls the display format settings for totalizer 7 (display is in <u>octal</u> format).	<u>0_8</u>	8343	RAM/EEPROM
INPUT RATE7	16-bit unsigned register. Input rate for K factor calculation totalizer 7. (See Totalizer Limitations)	U_16	4263	RAM/EEPROM
FINAL TOTAL7	16-bit register. Expected final total value for totalizer 7 after selected time period with specified input rate. (See <u>Totalizer Limitations</u>)	S_16	<u>4614</u>	RAM/EEPROM
TOTAL7_TIME	8-bit register for totalizer 7 time calculation & rollover. (See <u>Totalizer Limitations</u>)	U_8	<u>8479</u>	RAM/EEPROM
TEXT_CHARACTER_TOTAL7	8-bit register holds the ASCII value for the last digit text character for totalizer 7 (0 = no character).	U_8	8397	RAM/EEPROM
TOTAL7_TEXT	Text display for total 7.	L_30	16449	EEPROM
UNITS_TEXT_TOTAL7	Units text for TOTAL7. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17461	<u>EEPROM</u>

See also

K Factor

Input Rate Value

Totalizer Data Source Selection

Totalizer Time Period and Rollover

2.20.8 Total 8

Name	Description	Symbol Type	Register Number	Memory Type
TOTAL8	Non-volatile 32-bit register for totalizer 8 value.	S_32	303	RAM/FLASH
TOTAL8_FLOAT	Non-volatile 32-bit pseudo floating point register for totalizer 8 value. (See 32-bit Pseudo Floating Point).	PF_32	1583	RAM/FLASH
CUTOFF8	16-bit register. Cutoff value for totalizer 8 (range - 32768 to 32767).	S_16	4625	RAM/EEPROM
DATA SOURCE TOTAL8	16-bit register holds the register number of the data source for totalizer 8.	U_16	<u>4335</u>	RAM/EEPROM
DISPLAY_FORMAT_TOTAL8	8-bit register controls the display format settings for totalizer 8 (display is in <u>octal</u> format).	<u>0_8</u>	8344	RAM/EEPROM
INPUT_RATE8	16-bit unsigned register. Input rate for K factor calculation totalizer 8. (See Totalizer Limitations)	U_16	4264	RAM/EEPROM
FINAL TOTAL8	16-bit register. Expected final total value for totalizer 8 after selected time period with specified input rate. (See <u>Totalizer Limitations</u>)	S_16	<u>4615</u>	RAM/EEPROM
TOTAL8 TIME	8-bit register for totalizer 8 time calculation & rollover. (See <u>Totalizer Limitations</u>)	U_8	8480	RAM/EEPROM
TEXT_CHARACTER_TOTAL8	8-bit register holds the ASCII value for the last digit text character for totalizer 8 (0 = no character).	U_8	8398	RAM/EEPROM
TOTAL8_TEXT	Text display for total 8.	L_30	16451	EEPROM
UNITS_TEXT_TOTAL8	Units text for TOTAL8. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17463	<u>EEPROM</u>

See also

K Factor

Input Rate Value

Totalizer Data Source Selection

Totalizer Time Period and Rollover

2.20.9 Total 9

Name	Description	Symbol Type	Register Number	Memory Type
TOTAL9	Non-volatile 32-bit register for totalizer 9 value.	S_32	305	RAM/FLASH
TOTAL9_FLOAT	Non-volatile 32-bit pseudo floating point register for totalizer 9 value. (See 32-bit Pseudo Floating Point).	PF_32	1585	RAM/FLASH
CUTOFF9	16-bit register. Cutoff value for totalizer 9 (range - 32768 to 32767).	S_16	4626	RAM/EEPROM
DATA SOURCE_TOTAL9	16-bit register holds the register number of the data source for totalizer 9.	U_16	<u>4336</u>	RAM/EEPROM
DISPLAY_FORMAT_TOTAL9	8-bit register controls the display format settings for totalizer 9 (display is in <u>octal</u> format).	<u>0_8</u>	<u>8345</u>	RAM/EEPROM

INPUT_RATE9	16-bit unsigned register. Input rate for K factor calculation totalizer 9. (See Totalizer Limitations)	U_16	<u>4265</u>	RAM/EEPROM
FINAL TOTAL9	16-bit register. Expected final total value for totalizer 9 after selected time period with specified input rate. (See <u>Totalizer Limitations</u>)	S_16	<u>4616</u>	RAM/EEPROM
TOTAL9_TIME	8-bit register for totalizer 9 time calculation & rollover. (See <u>Totalizer Limitations</u>)	U_8	8481	RAM/EEPROM
TEXT_CHARACTER_TOTAL9	8-bit register holds the ASCII value for the last digit text character for totalizer 9 (0 = no character).	U_8	8399	RAM/EEPROM
TOTAL9_TEXT	Text display for total 9.	L_30	16453	EEPROM
UNITS_TEXT_TOTAL9	Units text for TOTAL9. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17465	<u>EEPROM</u>

K Factor

Input Rate Value

Totalizer Data Source Selection

Totalizer Time Period and Rollover

2.20.10 Total 10

Name	Description	Symbol Type	Register Number	Memory Type
TOTAL10	Non-volatile 32-bit register for totalizer 10 value.	S_32	307	RAM/FLASH
TOTAL10_FLOAT	Non-volatile 32-bit pseudo floating point register for totalizer 10 value. (See 32-bit Pseudo Floating Point).	PF_32	1587	RAM/FLASH
CUTOFF10	16-bit register. Cutoff value for totalizer 10 (range -32768 to 32767).	S_16	4627	RAM/EEPROM
DATA SOURCE TOTAL10	16-bit register holds the register number of the data source for totalizer 10.	U_16	4337	RAM/EEPROM
DISPLAY FORMAT TOTAL10	8-bit register controls the display format settings for totalizer 10 (display is in <u>octal</u> format).	<u>0_8</u>	<u>8346</u>	RAM/EEPROM
INPUT_RATE10	16-bit unsigned register. Input rate for K factor calculation totalizer 10. (See Totalizer Limitations)	U_16	<u>4266</u>	RAM/EEPROM
FINAL TOTAL10	16-bit register. Expected final total value for totalizer 10 after selected time period with specified input rate. (See <u>Totalizer Limitations</u>)	S_16	<u>4617</u>	RAM/EEPROM
TOTAL10_TIME	8-bit register for totalizer 10 time calculation & rollover. (See <u>Totalizer Limitations</u>)	U_8	8482	RAM/EEPROM
TEXT_CHARACTER_TOTAL10	8-bit register holds the ASCII value for the last digit text character for totalizer 10 (0 = no character).	U_8	8400	RAM/EEPROM
TOTAL10_TEXT	Text display for total 10.	L_30	16455	EEPROM
UNITS_TEXT_TOTAL10	Units text for TOTAL10. (Note: this is a storage register used by external applications. It is not shown on the standard display.)	L_14	17467	EEPROM

See also

K Factor

Input Rate Value

Totalizer Data Source Selection

Totalizer Time Period and Rollover

2.20.11 Final Total Vaue

The registers 4608 to 4617 are used to calculate the totalizer K factor. They are used by the controller, in conjunction with <u>Input rate</u> and <u>Totalizer Time</u> to calculate the true K factor. These registers are loaded with the desired value of the totalizer after the selected rate time has elapsed with the specified input rate value.

NOTE: Registers 4608 to 4617 are not the true K factor value but are only used in the calculation of the K factor. The actual value of the K factor is calculated by the controller.

NOTE: Due to constraints in the math's calculations, limits on INPUT_RATEx and FINAL_TOTALx values will vary with the time selection chosen for TOTALx_TIME. See <u>Totalizer Limitations</u> for more information).

See Also

Input Rate Value

Totalizer Time Period and Rollover

2.20.12 Input Rate Value

Registers 4257 to 4266 are 16-bit unsigned registers that hold the numeric value for the input rate used during the totalizer calibration procedure.

NOTE: Due to constraints in the math's calculations, limits on INPUT_RATEx and FINAL_TOTALx values will vary with the time selection chosen for TOTALx_TIME. See Totalizer Limitations for more information).

See Also

Final Total Value

Totalizer Time Period and Rollover

2.20.13 Totalizer Data Source Selection

Registers 4328 to 4337 are 16-bit registers that specify the data source for the totalizer channels. The number they contain is the ASCII/Modbus register number for the required data source.

NOTE: Only registers that hold integer values can be used as a data source for the display. Floating point and text registers can not be used.

See Also

Common Data Source Registers

2.20.14 Totalizer Time Period and Rollover

The TOTALx_TIME registers 8473 to 8482 are 8-bit registers that control the time period for K factor calculation and rollover features for totalizers 1 to 10 respectively.

The function of each bit is shown as follows:

Bits 0 to 3

Bit Position								Description
7	6	5	4	3	2	1	0	
				0	0	0	0	1 second period for K factor calculations
				0	0	0	1	10 seconds period for K factor calculations
				0	0	1	0	1 minute period for K factor calculations
				0	0	1	1	10 minute period for K factor calculations
				0	1	0	0	1 hour period for K factor calculations
				0	1	0	1	10 hours period for K factor calculations
				0	1	1	0	1 day period for K factor calculations
				0	1	1	1	1 week period for K factor calculations

NOTE: Due to constraints in the math's calculations, limits on INPUT_RATEx and FINAL_TOTALx values will vary with the time selection chosen for TOTALx_TIME. See <u>Totalizer Limitations</u> for more information).

Bit 4 Totalizer rollover

0 = inactive

1 = rollover active

Bit 5 to 7 Unused at present

See Also

Final Total Value

Input Rate Value

2.21 User

The controller includes a section of memory reserved for the storage of user data. This memory is not used by the operating system or any of the other standard functions in the controller, so you are free to allocate this as required. It is normally used in conjunction with a macro to store data tables or other setup parameters for the macro, but it could equally be used via the serial port.

NOTE 1: Some of this memory is non volatile EEPROM and write restrictions apply. See <u>user memory</u> for more details.

NOTE 2: If your Zen16 is running with a plugin, then some of these registers maybe be used by the plugin. You should check with Define Instruments Ltd. if you intend to use any of these registers for other purposes. Overwriting registers may cause the plugin to stop functioning correctly.

See also

Auxiliary

Memory

Text Memory

Variables

2.21.1 Auxiliary

Registers 315 to 345 are signed 32-bit auxiliary registers that are intended for use with the macro. They can be used to hold calculated result values that can then be displayed or saved in the data logger. Each auxiliary register also has a <u>pseudo floating point register</u> and a user definable 8 character text string that can be used as a description of the function. Also the <u>Display Format</u> and <u>Text Character</u> for each auxiliary register can be independently setup (see <u>Setup (Auxiliary)</u>).

Auxiliary registers are stored in RAM and also stored in non volatile FLASH memory at power down.

Auxiliary registers are not used by the operating system of the controller or by any other function so they can be used freely in the macro for any purpose.

Name	Description	Symbol Type	Register Number	Memory Type
AUX1	Non-volatile 32-bit auxiliary register.	S_32	315	RAM/FLASH
AUX1_FLOAT	Non-volatile 32-bit pseudo floating point value for auxiliary register 1. (See 32-bit Pseudo Floating Point).	PF_32	1595	RAM/FLASH
AUX2	Non-volatile 32-bit auxiliary register.	S_32	317	RAM/FLASH
AUX2_FLOAT	Non-volatile 32-bit pseudo floating point value for auxiliary register 2. (See 32-bit Pseudo Floating Point).	PF_32	1597	RAM/FLASH
AUX3	Non-volatile 32-bit auxiliary register.	S_32	319	RAM/FLASH
AUX3_FLOAT	Non-volatile 32-bit pseudo floating point value for auxiliary register 3. (See 32-bit Pseudo Floating Point).	PF_32	1599	RAM/FLASH
AUX4	Non-volatile 32-bit auxiliary register.	S_32	321	RAM/FLASH
AUX4_FLOAT	Non-volatile 32-bit pseudo floating point value for auxiliary register 4. (See 32-bit Pseudo Floating Point).	PF_32	1601	RAM/FLASH
AUX5	Non-volatile 32-bit auxiliary register.	S_32	323	RAM/FLASH
AUX5_FLOAT	Non-volatile 32-bit pseudo floating point value for auxiliary register 5. (See 32-bit Pseudo Floating Point).	PF_32	1603	RAM/FLASH
AUX6	Non-volatile 32-bit auxiliary register.	S_32	325	RAM/FLASH
AUX6_FLOAT	Non-volatile 32-bit pseudo floating point value for auxiliary register 6. (See 32-bit Pseudo Floating Point).	PF_32	1605	RAM/FLASH
AUX7	Non-volatile 32-bit auxiliary register.	S_32	327	RAM/FLASH
AUX7_FLOAT	Non-volatile 32-bit pseudo floating point value for auxiliary register 7. (See 32-bit Pseudo Floating Point).	PF_32	1607	RAM/FLASH
AUX8	Non-volatile 32-bit auxiliary register.	S_32	329	RAM/FLASH
AUX8_FLOAT	Non-volatile 32-bit pseudo floating point value for auxiliary register 8. (See 32-bit Pseudo Floating Point).	PF_32	1609	RAM/FLASH

AUX9	Non-volatile 32-bit auxiliary register.	S_32	331	RAM/FLASH
AUX9_FLOAT	Non-volatile 32-bit pseudo floating point value for auxiliary register 9. (See 32-bit Pseudo Floating Point).	PF_32	1611	RAM/FLASH
AUX10	Non-volatile 32-bit auxiliary register.	S_32	333	RAM/FLASH
AUX10_FLOAT	Non-volatile 32-bit pseudo floating point value for auxiliary register 10. (See 32-bit Pseudo Floating Point).	PF_32	1613	RAM/FLASH
AUX11	Non-volatile 32-bit auxiliary register.	S_32	335	RAM/FLASH
AUX11_FLOAT	Non-volatile 32-bit pseudo floating point value for auxiliary register 11. (See 32-bit Pseudo Floating Point).	PF_32	1615	RAM/FLASH
AUX12	Non-volatile 32-bit auxiliary register.	S_32	337	RAM/FLASH
AUX12_FLOAT	Non-volatile 32-bit pseudo floating point value for auxiliary register 12. (See 32-bit Pseudo Floating Point).	PF_32	1617	RAM/FLASH
AUX13	Non-volatile 32-bit auxiliary register.	S_32	339	RAM/FLASH
ALIVAS FLOAT	Non valatile 22 hit popuda floating point value	PF_32	1619	RAM/FLASH
AUX13_FLOAT	Non-volatile 32-bit pseudo floating point value for auxiliary register 13. (See 32-bit Pseudo Floating Point).	9_		
AUX14	for auxiliary register 13. (See 32-	S_32	341	RAM/FLASH
_	for auxiliary register 13. (See 32-bit Pseudo Floating Point).	_	341 1621	RAM/FLASH RAM/FLASH
AUX14	for auxiliary register 13. (See 32-bit Pseudo Floating Point). Non-volatile 32-bit auxiliary register. Non-volatile 32-bit pseudo floating point value for auxiliary register 14. (See 32-	S_32		
AUX14 AUX14_FLOAT	for auxiliary register 13. (See 32-bit Pseudo Floating Point). Non-volatile 32-bit auxiliary register. Non-volatile 32-bit pseudo floating point value for auxiliary register 14. (See 32-bit Pseudo Floating Point).	S_32 PF_32	1621	RAM/FLASH
AUX14 AUX14_FLOAT AUX15	for auxiliary register 13. (See 32-bit Pseudo Floating Point). Non-volatile 32-bit auxiliary register. Non-volatile 32-bit pseudo floating point value for auxiliary register 14. (See 32-bit Pseudo Floating Point). Non-volatile 32-bit auxiliary register. Non-volatile 32-bit pseudo floating point value for auxiliary register 15. (See 32-	S_32 PF_32 S_32	1621	RAM/FLASH

Setup (Auxiliary)

Display

2.21.1.1 Setup (Auxiliary)

Each auxiliary register can be formatted to display its own unique decimal point, rounding and trailing text character. Register functions and addresses are shown in the table below.

Name	Description	Symbol Type	Register Number	Memory Type
DISPLAY FORMAT AUX1	8-bit register controls the display format settings for auxiliary 1 (displayed in <u>octal</u> format).	<u>O_8</u>	8347	RAM/EEPROM
DISPLAY FORMAT_AUX2	8-bit register controls the display format settings for auxiliary 2 (displayed in <u>octal</u> format).	<u>0_8</u>	8348	RAM/EEPROM

DISPLAY_FORMAT_AUX3	8-bit register controls the display format settings for auxiliary 3 (displayed in <u>octal</u> format).	<u>0_8</u>	8349	RAM/EEPROM
DISPLAY_FORMAT_AUX4	8-bit register controls the display format settings for auxiliary 4 (displayed in octal format).	<u>0_8</u>	8350	RAM/EEPROM
DISPLAY_FORMAT_AUX5	8-bit register controls the display format settings for auxiliary 5 (displayed in octal format).	<u>0_8</u>	8351	RAM/EEPROM
DISPLAY FORMAT AUX6	8-bit register controls the display format settings for auxiliary 6 (displayed in octal format).	<u>0 8</u>	8352	RAM/EEPROM
DISPLAY FORMAT AUX7	8-bit register controls the display format settings for auxiliary 7 (displayed in <u>octal</u> format).	<u>0_8</u>	8353	RAM/EEPROM
DISPLAY FORMAT_AUX8	8-bit register controls the display format settings for auxiliary 8 (displayed in <u>octal</u> format).	<u>0_8</u>	8354	RAM/EEPROM
DISPLAY FORMAT_AUX9	8-bit register controls the display format settings for auxiliary 9 (displayed in <u>octal</u> format).	<u>0 8</u>	8355	RAM/EEPROM
DISPLAY_FORMAT_AUX10	8-bit register controls the display format settings for auxiliary 10 (displayed in <u>octal</u> format).	<u>0_8</u>	8356	RAM/EEPROM
DISPLAY FORMAT AUX11	8-bit register controls the display format settings for auxiliary 11 (displayed in <u>octal</u> format).	<u>0_8</u>	8357	RAM/EEPROM
DISPLAY_FORMAT_AUX12	8-bit register controls the display format settings for auxiliary 12 (displayed in <u>octal</u> format).	<u>0_8</u>	8358	RAM/EEPROM
DISPLAY_FORMAT_AUX13	8-bit register controls the display format settings for auxiliary 13 (displayed in <u>octal</u> format).	<u>0_8</u>	8359	RAM/EEPROM
DISPLAY FORMAT_AUX14	8-bit register controls the display format settings for auxiliary 14 (displayed in <u>octal</u> format).	<u>0</u> 8	8360	RAM/EEPROM
DISPLAY FORMAT_AUX15	8-bit register controls the display format settings for auxiliary 15 (displayed in <u>octal</u> format).	<u>0_8</u>	8361	RAM/EEPROM
DISPLAY FORMAT AUX16	8-bit register controls the display format settings for auxiliary 16 (displayed in <u>octal</u> format).	<u>0_8</u>	8362	RAM/EEPROM
TEXT CHARACTER AUX1	8-bit register holds the ASCII value for the last digit text character for auxiliary 1 (0= no character).	U_8	8401	RAM/EEPROM
TEXT CHARACTER AUX2	8-bit register holds the ASCII value for the last digit text character for auxiliary 2 (0= no character).	U_8	8402	RAM/EEPROM
TEXT_CHARACTER_AUX3	8-bit register holds the ASCII value for the last digit text character for auxiliary 3 (0= no character).	U_8	8403	RAM/EEPROM
TEXT_CHARACTER_AUX4	8-bit register holds the ASCII value for the last digit text character for auxiliary 4 (0= no character).	U_8	8404	RAM/EEPROM
TEXT CHARACTER AUX5	8-bit register holds the ASCII value for the last digit text character for auxiliary 5 (0= no character).	U_8	8405	RAM/EEPROM
TEXT_CHARACTER_AUX6	8-bit register holds the ASCII value for the last digit text character for auxiliary 6 (0= no character).	U_8	8406	RAM/EEPROM
TEXT_CHARACTER_AUX7	8-bit register holds the ASCII value for the last digit text character for auxiliary 7 (0= no character).	U_8	8407	RAM/EEPROM

TEXT_CHARACTER_AUX8	8-bit register holds the ASCII value for the last digit text character for auxiliary 8 (0= no character).	U_8	8408	RAM/EEPROM
TEXT_CHARACTER_AUX9	8-bit register holds the ASCII value for the last digit text character for auxiliary 9 (0= no character).	U_8	8409	RAM/EEPROM
TEXT_CHARACTER_AUX10	8-bit register holds the ASCII value for the last digit text character for auxiliary 10 (0= no character).	U_8	8410	RAM/EEPROM
TEXT_CHARACTER_AUX11	8-bit register holds the ASCII value for the last digit text character for auxiliary 11 (0= no character).	U_8	8411	RAM/EEPROM
TEXT_CHARACTER_AUX12	8-bit register holds the ASCII value for the last digit text character for auxiliary 12 (0= no character).	U_8	8412	RAM/EEPROM
TEXT_CHARACTER_AUX13	8-bit register holds the ASCII value for the last digit text character for auxiliary 13 (0= no character).	U_8	8413	RAM/EEPROM
TEXT_CHARACTER AUX14	8-bit register holds the ASCII value for the last digit text character for auxiliary 14 (0= no character).	U_8	8414	RAM/EEPROM
TEXT_CHARACTER_AUX15	8-bit register holds the ASCII value for the last digit text character for auxiliary 15 (0= no character).	U_8	8415	RAM/EEPROM
TEXT CHARACTER AUX16	8-bit register holds the ASCII value for the last digit text character for auxiliary 16 (0= no character).	U_8	8416	RAM/EEPROM

Each auxiliary register has its own text string register which lets users add a meaningful identification name to the register. Each string can be up to 30 characters long and should be terminated with an ASCII null (0x00) if less than 30 characters long.

Note: The table below is correct for F/W version 2.3.01 and following. On older versions most text strings used for channel naming were only 14 chars long.

The table below shows the auxiliary text registers available.

Name	Description	Symbol Type	Register Number	Memory Type
AUX1_TEXT	Text display for Auxiliary 1.	L_30	16463	EEPROM
AUX2_TEXT	Text display for Auxiliary 2.	L_30	16465	EEPROM
AUX3_TEXT	Text display for Auxiliary 3.	L_30	16467	EEPROM
AUX4_TEXT	Text display for Auxiliary 4.	L_30	16469	EEPROM
AUX5_TEXT	Text display for Auxiliary 5.	L_30	16471	EEPROM
AUX6_TEXT	Text display for Auxiliary 6.	L_30	16473	EEPROM
AUX7_TEXT	Text display for Auxiliary 7.	L_30	16475	EEPROM
AUX8_TEXT	Text display for Auxiliary 8.	L_30	16477	EEPROM

AUX9_TEXT	Text display for Auxiliary 9.	L_30	16479	EEPROM
AUX10_TEXT	Text display for Auxiliary 10.	L_30	16481	EEPROM
AUX11_TEXT	Text display for Auxiliary 11.	L_30	16483	EEPROM
AUX12_TEXT	Text display for Auxiliary 12.	L_30	16485	EEPROM
AUX13_TEXT	Text display for Auxiliary 13.	L_30	16487	EEPROM
AUX14_TEXT	Text display for Auxiliary 14.	L_30	16489	EEPROM
AUX15_TEXT	Text display for Auxiliary 15.	L_30	16491	EEPROM
AUX16_TEXT	Text display for Auxiliary 16.	L_30	16493	EEPROM

2.21.2 **Memory**

User memories are provided for non volatile storage of user data or look up tables, etc. These registers can be accessed either by the macro or via the serial port. They are not used by the operating system or any other functions of the controller so they can be used freely for any purpose required.

User memories are stored in RAM to give fast access and are backed up to non volatile FLASH memory at power down so that data is retained even after the power to the controller has been disconnected. There are no restrictions on the number of writes to user memory with the Zen16.

User memories can be addressed as either 8 bit unsigned registers or as 16 bit signed registers, however they share the same physical memory area and overlap each other. When using both types in the same application care should be taken avoid using the memory area for different variables.

User Memory Display Format/Text Character

By default, all user memory is displayed without any decimal point or additional text character. However, the user memory area can be divided up into 3 different bands, each with different decimal point/text character configurations.

This is achieved by programming the user band registers USER_MEMORY16_BANDx (or USER_MEMORY8_BANDx for 8 bit user memories) with a register number which effectively defines the end of a group of registers which share the same display format/text settings. The display format settings for each band (or group) are specified in DISPLAY_FORMAT_USER16_BANDx (or DISPLAY_FORMAT_USER8_BANDx) while the text character selection for each band are is specified in TEXT_CHARACTER_USER16_BANDx (or TEXT_CHARACTER_USER8_BANDx).

Band 1 starts from the beginning of user memory (register 5121 for 16 bit user memories and 10241 for 8 bit user memories) and finishes after the register specified for band 1.

Band 2 starts with the next register after that specified for band 1 and finishes after the register specified for band 2.

Band 3 starts with the next register after that specified for band 2 and finishes after the register specified for band 3.

Any user memory after band 3 will be displayed without any decimal point or text character.

When using these features you should always begin by using band 1 first. The factory default setting for these bands is zero which effectively means that the whole of user memory is displayed without any decimal point or text character.

16-bit User Memory: Registers 5121 to 6144

Name	Description	Symbol Type	Register Number	Memory Type
USER_MEMORY1	signed 16-bit non-volatile memory for user defined data/tables (range -32768 to 32767).	S_16	5121	RAM/FLASH
User memory 2 through to 1023	User memories 2 to 1023 are signed 16-bit non- volatile memory for user defined data/tables (range -32768 to 32767). The register numbers begin at 5122 for user memory 2 and end at 6143 for user memory 1023, increasing by 1 register number each	S_16	5122 to 6143	RAM/FLASH
	time.			
USER_MEMORY1024	signed 16-bit non-volatile memory for user defined data/tables (range -32768 to 32767).	S_16	6144	RAM/FLASH
DISPLAY_FORMAT_USER16_BAND1	8-bit register. Controls the display format settings for 16 bit user memory band 1 (displayed in octal format).	<u>0_8</u>	<u>8363</u>	RAM/EEPROM
DISPLAY_FORMAT_USER16_BAND2	8-bit register. Controls the display format settings for 16 bit user memory band 1 (displayed in octal format).	<u>O_8</u>	8364	RAM/EEPROM
DISPLAY_FORMAT_USER16_BAND3	8-bit register. Controls the display format settings for 16 bit user memory band 1 (displayed in octal format).	<u>O_8</u>	<u>8365</u>	RAM/EEPROM
TEXT_CHARACTER_USER16_BAND1	8-bit register. Holds the ASCII value for the last digit text character for 16 bit user memory band 1 (0 = no character).	U_8	<u>8417</u>	RAM/EEPROM
TEXT_CHARACTER_USER16_BAND2	8-bit register. Holds the ASCII value for the last digit text character for 16 bit user memory band 2 (0 = no character).	U_8	<u>8418</u>	RAM/EEPROM
TEXT_CHARACTER_USER16_BAND3	8-bit register. Holds the ASCII value for the last digit text character for 16 bit user memory band 3 (0 = no character).	U_8	<u>8419</u>	RAM/EEPROM
USER_MEMORY16_BAND1	Unsigned 16-bit register that defines the last (highest) register number for band 1 of 16bit user memory.	U_16	4464	RAM/EEPROM
USER_MEMORY16_BAND2	Unsigned 16-bit register that defines the last (highest) register number for band 2 of 16bit user memory.	U_16	4465	RAM/EEPROM
USER_MEMORY16_BAND3	Unsigned 16-bit register that defines the last (highest) register number for band 3 of 16bit user memory.	U_16	4466	RAM/EEPROM

CAUTION 16-bit user memories overlap 8-bit user memories.

8-bit User Memory Bytes: Registers 10241 to 12288

Name	Description	Symbol Type	Register Number	Memory Type
USER_MEMORY_BYTE_1	unsigned 8-bit non-volatile memory for macro use (range 0 to 255).	U_8	10241	RAM/FLASH
User memory bytes 2 through to 2047	User memory bytes 2 to 2047 are unsigned 8-bit non-volatile memory for macro use.	U_8	10242 to 12287	RAM/FLASH
	The register numbers begin at 10241 for user memory byte 1 and end at 12288 for user memory byte 2048, increasing by 1 register number for each byte.			
USER_MEMORY_BYTE_2048	unsigned 8-bit non-volatile memory for macro use (range 0 to 255).	U_8	12288	RAM/FLASH

DISPLAY_FORMAT_USER8_BAND1	8-bit register. Controls the display format settings for 8 bit user memory band 1 (displayed in octal format).	<u>O_8</u>	<u>8366</u>	RAM/EEPROM
DISPLAY_FORMAT_USER8_BAND2	8-bit register. Controls the display format settings for 8 bit user memory band 2 (displayed in <u>octal</u> format).	<u>0_8</u>	8367	RAM/EEPROM
DISPLAY_FORMAT_USER8_BAND3	8-bit register. Controls the display format settings for 8 bit user memory band 3 (displayed in octal format).	<u>0</u> 8	8368	RAM/EEPROM
TEXT_CHARACTER_USER8_BAND	1 8-bit register. Holds the ASCII value for the last digit text character for 8 bit user memory band 1 (0 = no character).	U_8	8420	RAM/EEPROM
TEXT_CHARACTER_USER8_BAND2	2 8-bit register. Holds the ASCII value for the last digit text character for 8 bit user memory band 2 (0 = no character).	U_8	<u>8421</u>	RAM/EEPROM
TEXT_CHARACTER_USER8_BAND	3 8-bit register. Holds the ASCII value for the last digit text character for 8 bit user memory band 3 (0 = no character).	U_8	8422	RAM/EEPROM
USER_MEMORY8_BAND1	Unsigned 16-bit register that defines the last (highest) register number for band 1 of 8 bit user memory.	U_16	4467	RAM/EEPROM
USER_MEMORY8_BAND2	Unsigned 16-bit register that defines the last (highest) register number for band 2 of 8 bit user memory.	U_16	4468	RAM/EEPROM
USER_MEMORY8_BAND3	Unsigned 16-bit register that defines the last (highest) register number for band 3 of 8 bit user memory.	U_16	4469	RAM/EEPROM

CAUTION 8-bit user memory bytes overlap 16-bit user memories.

2.21.2.1 16-bit User Memory

Registers 5121 to 6144 are 16-bit signed registers that can be used for non volatile storage of user data or look up tables, etc. These registers can be accessed either by the macro or via the serial port. They are not used by the operating system or any other functions of the controller so they can be used freely for any purpose required.

User memories are stored in RAM to give fast access and are backed up to non volatile FLASH memory at power down so that data is retained even after the power to the controller has been disconnected. There are no restrictions on the number of writes to user memory with the Zen16.

CAUTION: These registers overlap the <u>8-bit User Memories</u> and share the same physical memory space. The only difference is that registers 5121 to 6144 address 1024 user memories, each 16 bits wide. For example;

Register 10241 occupies the same memory space as the most significant byte of register 5121 Register 10242 occupies the same memory space as the least significant byte of register 5121

Care should be taken when using both types of user memories to ensure that different memory areas are used.

For information on how to set the display format and text character of user memories see; User Memory Display Format/Text Characters

2.21.2.2 8-bit User Memories

Registers 10241 to 12288 are 8-bit unsigned registers that can be used for non volatile storage of user data or look up tables, etc. These registers can be accessed either by the macro or via the serial port. They are not used by the operating system or any other functions of the controller so they can be used freely for any purpose required.

User memories are stored in RAM to give fast access and are backed up to non volatile FLASH memory at power down so that data is retained even after the power to the controller has been disconnected. There are no restrictions on the number of writes to user memory with the Zen16.

CAUTION: These registers overlap the <u>16-bit User Memory</u> and share the same physical memory space. The only difference is that registers 10241 to 12288 address 2048 user memories, each 8 bits wide. For example;

Register 10241 occupies the same memory space as the most significant byte of register 5121 Register 10242 occupies the same memory space as the least significant byte of register 5121

Care should be taken when using both types of user memories to ensure that different memory areas are used.

For information on how to set the display format and text character of user memories see; User Memory Display Format/Text Characters

2.21.3 Text Memory

Registers 16567 to 16693 are used to store user defined text strings of up to 30 characters long. Text strings are stored in EEPROM non volatile memory and are retained at power down. They can be used in a macro to store text which may need to changed by the end user. A good example of this would be to store a company name or phone number or maybe an email address.

Text strings which are shorter that 30 characters should be terminated with an ASCII null (i.e. should have an extra character of 0 added to the end of the string).

Name	Description	Symbol Type	Register Number	Memory Type
USER_TEXT1	Non-volatile 30 character text string for user defined text storage.	L_30	16567	EEPROM
User text 1 through to 64	User text strings 1 to 64 are non-volatile 30 character text strings for user defined text storage.	L_30	16567 to 16693	<u>EEPROM</u>
	The register numbers begin at 16567 for text string 1 and end at 16693 for text string 64, increasing by 2 register numbers for each text string.			
USER_TEXT64	Non volatile 30 character text string for user defined text storage.	L_30	16693	EEPROM
USER_LONG_TEXT1	Non-volatile 80 character text string for user defined text storage.	L_80	16831	EEPROM
User text 1 through to 25	User text strings 1 to 25 are non-volatile 80 character text strings for user defined text storage.	L_80	16831 to 16879	EEPROM
	The register numbers begin at 16831 for long text string 1 and end at 16879 for long text string 25, increasing by 2 register numbers for each text string.			
USER_LONG_TEXT25	Non-volatile 80 character text string for user defined text storage.	L_80	16879	<u>EEPROM</u>

Note: Prior to firmware V2.2.01 all long text registers are only 62 characters long.

Password Storage

Registers 16881 to 16895 give 8 80 character non-volatile registers for password storage. These registers can be written to in the same way as other text registers but they cannot be read from an external source. Any attempt to read these registers via a serial port will result in each character being replaced with "*" character instead of the original character. These registers can however be accessed from macro commands so it is up to the users discretion to ensure that passwords are not send to the display or serial port via the macro.

Note: All of these 8 password registers are erased whenever the macro is erased or over written.

PASSWORD1	Non-volatile 80 character text string for user defined password storage.	L_80	16881	EEPROM
User text 1 through to 25	User text strings 1 to 25 are non-volatile 80 character text strings for user defined text storage.	L_80	16881 to 16895	<u>EEPROM</u>
	The register numbers begin at 16881 for long text string 1 and end at 16895 for long text string 25, increasing by 2 register numbers for each text string.			
USER_LONG_TEXT25	Non-volatile 80 character text string for user defined password storage.	L_80	16895	EEPROM

Note: PASSWORDS1-8 where only added on firmware version V2.2.01 onwards.

NOTE: Because user text memories are stored in EEPROM there is a limitation of 1x10⁶ writes allowed to these registers (see Memory Types for more information on maximum write limitation). If you need to write continuously to a text register then you should use Text Variables instead)

See also

ASCII Text Registers

Text Variables

Startup Text

2.21.3.1 Startup Text

The Zen16 series controllers allow the user to change the text that is displayed on the top and bottom line of the 1602 LCD display at startup. This enables the user to display their own title or greeting message. Registers 16545 and 16547 are used to store user defined startup text strings of up to 16 characters long. Startup strings are stored in EEPROM non volatile memory and are retained at power down.

Name	Description	Symbol Type	Register Number	Memory Type
STARTUP_TEXT_LINE1	Non-volatile 16 character text string for user defined startup text on line 1 of 1602 LCD display.	L_16	16545	<u>EEPROM</u>
STARTUP_TEXT_LINE2	Non-volatile 16 character text string for user defined startup text on line 2 of 1602 LCD display.	L_16	16547	EEPROM

NOTE: Because startup text memories are stored in EEPROM there is a limitation of 1x10⁶ writes allowed to these registers (see Memory Types for more information on maximum write limitation).

ASCII Text Registers

Text Variables

2.21.3.2 Station Name

Register 16823 is a special 30 character text string register which contains the station name. This is a user defined string which can be used to identify a particular device on a network. It is normally written and read by an external device via the serial port. It is stored in non-volatile EEPROM memory which has certain write restrictions (see EEPROM write restrictions)

Name	Description	Symbol Type	Register Number	Memory Type
STATION_NAME	Non-volatile 30 character text string which can be used to identify a particular device on a network.	L_30	16823	EEPROM

See Also

Macro Name

Startup Text

Intech Scratchpad Text

2.21.3.3 Macro Name

Register 16825 is a special 30 character text string register which contains the macro name. This is a user defined string which can be used to identify a which macro is installed in the controller and may include a macro version number as well. It is normally written and read by an external device via the serial port. It is stored in non-volatile EEPROM memory which has certain write restrictions (see EEPROM write restrictions)

Name	Description	Symbol Type	Register Number	Memory Type
MACRO_NAME	Non-volatile 30 character text string which can be used to identify which macro is currently installed in the controller.	L_30	16825	EEPROM

See Also

Station Name

Startup Text

Intech Scratchpad Text

2.21.4 Variables

Variable registers are provided as a means of storing temporary data in a macro application. Variable registers are not used by the operating system or any other standard controller functions. However some variable registers are assigned by the compiler. The different types of variable registers are shown below.

See Bit Flags

Floating Point

Integers

Text

ASCII Text Registers

2.21.4.1 Bit Flags

Register 241 is a special purpose register which contains 32 bit flags which can be set or cleared in the macro. When using a remote LCD touch display panel these flags can also be set or cleared using the RPC command in the html code of the panel.

These flags are stored in RAM and are lost at power down.

Name	Description	Symbol Type	Register Number	Memory Type
GPF1	General purpose bit flag for macro use. Also settable via an LCD panel using the RPC (101) command.	B_0	241	RAM
General purpose bit flags 1 through to 32	All general purpose bit flags from 1 to 32 are for macro use and are also settable via an LCD panel using the RPC (101) command.	B_0 to B_31	241	RAM
	The general purpose bit flags fall under register number 241 and are identified by their bit number: GPF1 = B_0 through to GPF32 = B_31.			
GPF32	General purpose bit flag for macro use. Also settable via an LCD panel using the RPC (101) command.	B_31	241	RAM

2.21.4.2 Floating Point

Registers 1025 to 1055 are non volatile 32-bit floating point variables that can be used in the macro to save floating point parameters. They hold a single precision floating point number that is formatted according to the IEEE-745 standard. They are stored in RAM for fast access and then saved to non volatile FLASH memory at power down.

Registers 1025 to 1055 are not used by the operating system or any other standard functions in the controller. However, they are assigned as floating point variables by the compiler when a new variable is declared using the % symbol. For example, if the following macro code is compiled:

RESET_MACRO: %TEMP1 = 1.5 %TEMP2 = 1.234e-2 %TEMP3 = 1.0 FND

The variable TEMP1 would be assigned to register FLOAT_VARIABLE1 (1025), TEMP2 would be assigned to register FLOAT_VARIABLE2 (1027), and TEMP3 would be assigned to register FLOAT_VARIABLE3 (1029). In this case the same data can be accessed by either register name. You need to ensure that the same memory area is not used for different variable functions.

Register 1095 is a 32-bit floating point register that can also be accessed as a 32-bit fixed point number via register 479. This can be a useful feature in some macros that decode an incoming serial string by reading data in a fixed point number but then need to treat it as a floating point number. See also <u>Miscellaneous Registers</u>

Name	Description	Symbol Type	Register Number	Memory Type
FLOAT_VARIABLE1	32-bit floating point register used by the macro for variable space.	F_32	1025	RAM/FLASH
Floating point variables 1 through to 16	Floating point variables 1 to 16 are 32-bit for macro use.	F_32	1025 to	RAM/FLASH
	The register numbers begin at 1025 for floating point register 1 and end at 1055 for floating point register 16, increasing by 2 register numbers each time.		1055	
FLOAT_VARIABLE16	32-bit floating point register used by the macro for variable space.	F_32	1055	RAM/FLASH
VARIABLE_A_FP	32-bit register for variable A, accessed in floating point format.	F_32	1095	RAM

2.21.4.3 Integers

Registers 155 to 217 are 32-bit signed variables which can be used by in the macro to temporarily store parameters. They are stored in RAM for fast access and their contents is lost at power down. They default to 0 when the controller is turned ON.

Name	Description	Symbol Type	Register Number	Memory Type
INTEGER_VARIABLE1	32-bit integer used for macro variable space.	S_32	155	RAM
Integer variables 1 through to 32	Integer variables 1 to 32 are 32-bit for macro variable space.	S_32	155 to	RAM
ů.	The register numbers begin at 155 for integer variable 1 and end at 217 for integer variable 32, increasing by 2 register numbers each time.		217	
INTEGER_VARIABLE32	32-bit integer used for macro variable space.	S_32	217	RAM
VARIABLE_A_INT	${\it 32-bit register for variable A, accessed in fixed point format.}$	S_32	479	RAM

Registers 155 to 217 are not used by the operating system or any other standard functions in the controller. However, they are assigned as variables by the CodeLab when a new variable is declared using the # symbol. For example, if the following macro code is compiled:

RESET_MACRO: #TEMP1 = 15 #TEMP2 = 12345 #TEMP3 = 1 END

The variable TEMP1 would be assigned to register INTEGER_VARIABLE1 (155), TEMP2 would be assigned to register INTEGER_VARIABLE2 (157), and TEMP3 would be assigned to register INTEGER_VARIABLE3 (159). In this case the same data can be accessed by either register name.

Bit Variables

When using the CodeLab, bit variables can also be declared in a macro in a similar method as above. The following macro code shows an example of how to declare bit variables in your macro source code.

RESET_MACRO: |MY_FLAG1 = FALSE |MY_FLAG2 = FALSE |MY_FLAG3 = FALSE END

When bit variables are declared as shown above, the CodeLab will take the highest unused integer variable (usually INTEGER_VARIABLE32) and allocate this as a temporary bit flag register. It will then assign |MY_FLAG1 to be bit 0 of that register, MY_FLAG2 to be bit 1, MY_FLAG3 to be bit 2 and so on. If more than 32 bit variables are declared the CodeLab will start using the next integer variable down and assign bit flags there.

Note:

You need to ensure that the same memory area is not used for different variable functions. If you are allowing the compiler to allocate variables by declaring them with the '#' symbol or bit flags with the '|' symbol and also referencing the same variable by it's predefined variable name (INTEGER_VARIABLEx) then the compiler will issue a warning to make you aware that you could be overwriting the same variable space.

Register 479 is a 32-bit fixed point register that can also be accessed as a 32-bit floating point number via register 1095. This can be a useful feature in some macros that decode an incoming

serial string by reading data in a fixed point number but then need to treat it as a floating point number. See also <u>Miscellaneous Registers</u>

2.21.4.4 Text Variables

Registers 16897 to 16927 are used to store user defined text strings of up to 30 characters long. Text strings are stored in RAM for fast access and are lost at power down. They can be used in a macro to store temporary text which is received via the serial port.

Name	Description	Symbol Type	Register Number	Memory Type
TEXT_VARIABLE1	30 character text string variable in RAM.	L_30	16897	RAM
Text variables 1 through to 16	Text variables 1 to 16 are 30 character text string variables in RAM.	L_30	16897 to	RAM
-	The register numbers begin at 16897 for text variable 1 and end at 16927 for text variable 16, increasing by 2 register numbers each time.		16927	
TEXT_VARIABLE16	30 character text string variable in RAM.	L_30	16927	RAM

NOTE: Text strings which are shorter than 30 characters long should be terminated with an ASCII null character (0x00).

See also

Text Memory

2.22 Miscellaneous Registers

Variable A Register - 479 and 1095

Registers 479 and 1095 both address the same physical 32-bit register in memory (Variable A), but differ in the way the register is interpreted. Accessing Variable A through register 1095 assumes the contents have been stored in a 32-bit single precision floating point format. Accessing Variable A through register 479 assumes the contents have been stored in a 32-bit fixed point long format.

This pair of registers is only intended for use with the macro.

Power-up Reset Counter - Register 4307

Register 4307 is a 16-bit read/write register that is incremented each time the controller is powered up or reset from the rear test pin. It is used for diagnostic purposes only.

Memory Size for External Data Logger – Register 8432

Register 8432 is an 8-bit unsigned register that shows if an external data logger module is connected to the controller and how much memory is installed. (See <u>External Data Logger</u> for more information on how to interpret this register).

CPU Loading - Register 8434

This register is an 8-bit read only unsigned register that shows the current processing load on the CPU in the controller from 1 to 100%. A value over 90% indicates that the controller is running out of processing time to complete all of the required functions within the selected update time. As a result input samples or output functions may be skipped and software timers or totalizers may become inaccurate. The solution is to set to OFF all unused functions and setpoints, reduce the size of any macros that are currently running, and select an update rate of 0.1 seconds.

OEM Control Register - Register 8513

On the Zen16 series of controllers the macro space can be split to allow an open area of macro space for the end user application and a closed (or locked) area of macro space for an OEM macro. Register 8513 is an 8 bit unsigned register which controls the size and lock status of the OEM macro area. Bits 0 to 4 select the size of the OEM macro in 1k byte blocks so that a size of 0 to 31k bytes can be selected. Bits 0 - 4 can only be written when their original value is 0. If any value other than 0 has been written to these bytes they cannot be overwritten until the OEM macro is erased. The OEM macro can be erased from the macro development system.

Name	Description	Symbol Type	Register Number	Memory Type
OEM_CONTROL	8 bit register that shows the size and lock status of the OEM macro area.	U_8	<u>8513</u>	FLASH

Bit 7 locks all read/write access to the OEM macro area and also locks write access to the OEM control byte. Once bit 7 is set the OEM control byte cannot be modified until the OEM macro is erased.

NOTE:

1) The actual size of an OEM macro is limited by the amount of macro code space available in the controller. So the maximum OEM macro size of 31k in the OEM control byte is a theoretical maximum only and allows for future development. (See note below on Macro Size)

Macro Size - Register 4433

This register is a 16-bit read only register that defines the amount of macro code space available in the controller. Reading this register produces a number from 1 to 65535 that relates to the number of ASCII/Modbus registers allocated for macro code storage. This may change with model or version number.

Software Version Number - Register 4106

This is a 16 bit read only register that defines the currently installed software version number.

Device Type - Register 16565

This is a read only text register that defines the model or controller type.

Display Type - Register 16557

This is a read only text register that defines the type of display to be used with this controller. The Zen16 controller can be supplied with several different display options. Before connecting a display to the controller you should ensure you are using the correct type.

Product Serial Number - Register 541

This is a 32 bit read only register that holds the product serial number.

Cal Date - Register 543

This is a 32 bit register that holds the calibration date for the product. The format is as follows;

MSW = Year LSW = (MSB = Month, LSB = Date)

Memory Reset - Register 16559

This is write only text register which can be used to reset the controller or parts of the controllers memory. All text written to this register must be in upper case. The following functions can be accessed via this register;

Factory defaults - The controller configuration can be returned to factory defaults by writing "INIT" to register 16559.

Erase Macro - All programmed macros can be erased by writing "ERASE MACRO" to register 16559.

Controller Reset - The controller can be totally reset by writing "RESET" to register 16559.

WARNING: Using this register could erase any currently installed macro or cause the loss of custom configuration data by returning the meter to factory defaults. We recommend care when using this register!

Index

- 1 -

16bit 156, 266 16-bit Fixed point (4097 to 8192) 10

- 2 -

24-bit Fixed Point (2049 to 4095) 10

- 3 -

32-bit Fixed Point (1 to 1023) 9 32-bit Floating Point (1025 to 2047) 9

- 4 -

400 Series 8

-8-

8bit 267 8-bit Fixed point (8193 to 16384)

- A -

AdvancedSetpoints 191 Alarm Status Read 240 Alarm Status Write 241 Alphanumeric Character for Current Display -Register 8392 145 Analog Mode Setup 76 Analog Output 1 63 Analog Output 2 Analog Output Data Source Selection - Register 4379 to 4386 ANALOG_MODE 76 AnalogModeSetup AnalogOutputs 61 ASCII Characters for 14-Segment Display ASCII Mode **ASCII Mode Format ASCII Read/Write Examples** 19 ASCII Text Registers Auxiliary 260

- B -

BitFlags 270
Brightness/Contrast - Register 8206 144

- C -

Calibration

CHT Setup Registers 30
CH10 Setup Registers 47
CH11 Setup Registers 49
CH2 Setup Registers 31
CH3 Setup Registers 33
CH4 Setup Registers 35
CH5 Setup Registers 37
CH6 Setup Registers 39
CH7 Setup Registers 41
CH8 Setup Registers 43
CH9 Setup Registers 45
Channel1 29
Channel10 46
Channel11 48
Channel2 31
Channel3 32
Channel4 34
Channel5 36
Channel6 38
Channel7 40
Channel8 42
Channel9 44
Character Frame Formats 15
Clock 68
Code 1 73
CodeBlanking 72
Codes 70
cold junction 60
Command Response Time 16
Communication Formats 11
Config 70
Configuration 70
ControllerOutputs 161
Counter 1 Mode 78
Counter 2 Mode 80
Counter 3 Mode 82
Counter 4 Mode 83
Counter1 88
Counter2 89
Counter2ModeSetup 78, 80
Counter3 91
Counter3ModeSetup 82

Counter4 93 Counter4ModeSetup 83 Counters 86

- D -

Data Logging Concepts DataLogging 94 Delay Type - Register 8277 to 8288 198 Digital IO 107 Digital Read Only 120 Display 142 Display Data Source Selection - Register 4371 to 4373 144 Display Options For Current Display - Register 8366 144 DisplayModeSetup

- E -

Edit State - Register 8223 149
EditMode 148
ErrorStatus 233
ExternalDataLogger 106
ExternalDigitalInputs 120

- F -

FloatingPoint 270

- H -

Hysteresis Type 199

- | -

I/O Module Type - Register 8430 131
Input Rate Value - Registers 4305 to 4310 258
Intech 15
IntechScratchpadText 156
INTEGER_VARIABLE 271
Integers 271

- L -

Linearization 150
Linearization Table 1 150
Linearization Table 2 153
Log Read Pointer - Register 491 102
Log Register Source - Registers 4417 to 4432

Log Write Pointer - Register 489 101 Logging Mode Setup 85 LoggingModeSetup 85

- M -

Macro Code Registers (32769 to 65536) Macro Compiling Uploading Maximum Number Of Log Samples - Register 487 101 Memory 264 Memory types 10 Microscan MICROSCAN_MEMORY 156 MicroScanScratchpad Miscellaneous Registers Modbus Mode 12 ModBusMaster 178 Multiple Write 19 Multiplexer 156

- N -

Non-volatile Write Flag - Register 8222 148 Number Of Log Sample Reads - Register 4462 103 Numeric Log Sample Values - Register 493 to 523

- 0 -

Octal 146
Output Masks 169
OutputControllers 161

- P -

Peak/Valley Data Source Selection 144
Port1 183
Port2 186
Port3 188
Print String - Register 16543 27

- R -

Read Log Data at Log Read Pointer - Register 16555 106 Read Log Sample Data - Register 8443 to 8449 103 Read Only - Analog Output 1 63 102 Read Only - Analog Output 2 64

Read Only - Digital 120	Setup - CH8 43
Read Only Registers 99	Setup - CH9 45
Read Only Registers - Data Logging 99	Setup - SP1 203
Read Single Log Data at Log Read Pointer - Register	Setup - SP2 205
16553 104	Setup - SP3 206
Register 16385 25	Setup - SP4 208
Register 239 - Alarm Status 239	Setup - SP5 209
Register List 22	Setup - SP6 211
Register Types 8	SP1 Setup 203
Relay De-energize Mask - Register 4101 196	SP2 Setup 205
Relay Energize Functions 194	SP3 Setup 206
Reset Destination - Register 4229 to 4240 197	SP4 Setup 208
	SP5 Setup 209
- S -	SP6 Setup 211
- 0 -	Start / End of String Characters - Register 8226 to
Scratchpad 156	8229 176
Select Data Source 74	StartupText 268
Serial 174	StartupTextLine1 268
Serial Address - Register 8211 / 8212 175	StartupTextLine2 268
Serial Buffer Port 1 - Registers 12289 to 12544	Status 226
186	Status Registers 226
Serial Buffer Port 2 - Registers 12545 to 12800	Status Switches 239
188	Switches 246
Serial Count Receive 177	
Serial Port Settings - Register 8207 / 8208 175	- T -
Setpoint 1 203	•
Setpoint 2 204	Text 146, 156
Setpoint 3 206	Text - Display 146
Setpoint 4 207	Text Registers (16385 to 20479) 10
Setpoint 5 209	Text Variables 272
Setpoint 6 210	TextMemory 267
Setpoint Control Registers 192	Timers 247
Setpoint Data Source Selection - Register 4401 to	Total 248
4406 197	T 1 1 4 050
Sathoint Digit Sattings 103	Total 1 250
Setpoint Digit Settings 193	Total 2 251
Setpoint Latch Mask - Register 4100 193	
	Total 2 251 Total 3 252 Total 4 253
Setpoint Latch Mask - Register 4100 193 Setpoint Reset Delay (Power-On Inhibit) - Register	Total 2 251 Total 3 252 Total 4 253 Total 5 253
Setpoint Latch Mask - Register 4100 193 Setpoint Reset Delay (Power-On Inhibit) - Register 4102 196	Total 2 251 Total 3 252 Total 4 253 Total 5 253 Total 6 254
Setpoint Latch Mask - Register 4100 193 Setpoint Reset Delay (Power-On Inhibit) - Register 4102 196 Setpoint Tracking - Register 8261 to 8272 198 Setpoint Trigger Flags - Register 4098 201 Setpoint Trigger Functions - Register 8293 to 8304	Total 2 251 Total 3 252 Total 4 253 Total 5 253
Setpoint Latch Mask - Register 4100 193 Setpoint Reset Delay (Power-On Inhibit) - Register 4102 196 Setpoint Tracking - Register 8261 to 8272 198 Setpoint Trigger Flags - Register 4098 201 Setpoint Trigger Functions - Register 8293 to 8304 199	Total 2 251 Total 3 252 Total 4 253 Total 5 253 Total 6 254 Totalizer 248 Totalizer Data Source Selection - Register 4391 to 4396 258
Setpoint Latch Mask - Register 4100 193 Setpoint Reset Delay (Power-On Inhibit) - Register 4102 196 Setpoint Tracking - Register 8261 to 8272 198 Setpoint Trigger Flags - Register 4098 201 Setpoint Trigger Functions - Register 8293 to 8304 199 Setup - Auxiliary 261	Total 2 251 Total 3 252 Total 4 253 Total 5 253 Total 6 254 Totalizer 248 Totalizer Data Source Selection - Register 4391 to 4396 258 Totalizer Time Period and Rollover - Register 8345
Setpoint Latch Mask - Register 4100 193 Setpoint Reset Delay (Power-On Inhibit) - Register 4102 196 Setpoint Tracking - Register 8261 to 8272 198 Setpoint Trigger Flags - Register 4098 201 Setpoint Trigger Functions - Register 8293 to 8304 199 Setup - Auxiliary 261	Total 2 251 Total 3 252 Total 4 253 Total 5 253 Total 6 254 Totalizer 248 Totalizer Data Source Selection - Register 4391 to 4396 258
Setpoint Latch Mask - Register 4100 193 Setpoint Reset Delay (Power-On Inhibit) - Register 4102 196 Setpoint Tracking - Register 8261 to 8272 198 Setpoint Trigger Flags - Register 4098 201 Setpoint Trigger Functions - Register 8293 to 8304 199 Setup - Auxiliary 261 Setup - CH1 30	Total 2 251 Total 3 252 Total 4 253 Total 5 253 Total 6 254 Totalizer 248 Totalizer Data Source Selection - Register 4391 to 4396 258 Totalizer Time Period and Rollover - Register 8345
Setpoint Latch Mask - Register 4100 193 Setpoint Reset Delay (Power-On Inhibit) - Register 4102 196 Setpoint Tracking - Register 8261 to 8272 198 Setpoint Trigger Flags - Register 4098 201 Setpoint Trigger Functions - Register 8293 to 8304 199 Setup - Auxiliary 261 Setup - CH1 30 Setup - CH10 47	Total 2 251 Total 3 252 Total 4 253 Total 5 253 Total 6 254 Totalizer 248 Totalizer Data Source Selection - Register 4391 to 4396 258 Totalizer Time Period and Rollover - Register 8345
Setpoint Latch Mask - Register 4100 193 Setpoint Reset Delay (Power-On Inhibit) - Register 4102 196 Setpoint Tracking - Register 8261 to 8272 198 Setpoint Trigger Flags - Register 4098 201 Setpoint Trigger Functions - Register 8293 to 8304 199 Setup - Auxiliary 261 Setup - CH1 30 Setup - CH10 47 Setup - CH11 49	Total 2 251 Total 3 252 Total 4 253 Total 5 253 Total 6 254 Totalizer 248 Totalizer Data Source Selection - Register 4391 to 4396 258 Totalizer Time Period and Rollover - Register 8345
Setpoint Latch Mask - Register 4100 193 Setpoint Reset Delay (Power-On Inhibit) - Register 4102 196 Setpoint Tracking - Register 8261 to 8272 198 Setpoint Trigger Flags - Register 4098 201 Setpoint Trigger Functions - Register 8293 to 8304 199 Setup - Auxiliary 261 Setup - CH1 30 Setup - CH10 47 Setup - CH10 47 Setup - CH2 31	Total 2 251 Total 3 252 Total 4 253 Total 5 253 Total 6 254 Totalizer 248 Totalizer Data Source Selection - Register 4391 to 4396 258 Totalizer Time Period and Rollover - Register 8345
Setpoint Latch Mask - Register 4100 193 Setpoint Reset Delay (Power-On Inhibit) - Register 4102 196 Setpoint Tracking - Register 8261 to 8272 198 Setpoint Trigger Flags - Register 4098 201 Setpoint Trigger Functions - Register 8293 to 8304 199 Setup - Auxiliary 261 Setup - CH1 30 Setup - CH10 47 Setup - CH11 49 Setup - CH2 31 Setup - CH3 33	Total 2 251 Total 3 252 Total 4 253 Total 5 253 Total 6 254 Totalizer 248 Totalizer Data Source Selection - Register 4391 to 4396 258 Totalizer Time Period and Rollover - Register 8345 to 8350 259
Setpoint Latch Mask - Register 4100 193 Setpoint Reset Delay (Power-On Inhibit) - Register 4102 196 Setpoint Tracking - Register 8261 to 8272 198 Setpoint Trigger Flags - Register 4098 201 Setpoint Trigger Functions - Register 8293 to 8304 199 Setup - Auxiliary 261 Setup - CH1 30 Setup - CH10 47 Setup - CH10 47 Setup - CH2 31 Setup - CH3 33 Setup - CH4 35	Total 2 251 Total 3 252 Total 4 253 Total 5 253 Total 6 254 Totalizer 248 Totalizer Data Source Selection - Register 4391 to 4396 258 Totalizer Time Period and Rollover - Register 8345 to 8350 259 - U - User 259



VALLEY1 142 Variables 269