# **PXI**

# NI PXI-665x User Manual

Timing and Synchronization Module for PXI



#### **Worldwide Technical Support and Product Information**

ni.com

#### **National Instruments Corporate Headquarters**

11500 North Mopac Expressway Austin, Texas 78759-3504 USA Tel: 512 683 0100

#### **Worldwide Offices**

Australia 1800 300 800, Austria 43 662 457990-0, Belgium 32 (0) 2 757 0020, Brazil 55 11 3262 3599, Canada 800 433 3488, China 86 21 5050 9800, Czech Republic 420 224 235 774, Denmark 45 45 76 26 00, Finland 358 (0) 9 725 72511, France 01 57 66 24 24, Germany 49 89 7413130, India 91 80 41190000, Israel 972 3 6393737, Italy 39 02 41309277, Japan 0120-527196, Korea 82 02 3451 3400, Lebanon 961 (0) 1 33 28 28, Malaysia 1800 887710, Mexico 01 800 010 0793, Netherlands 31 (0) 348 433 466, New Zealand 0800 553 322, Norway 47 (0) 66 90 76 60, Poland 48 22 328 90 10, Portugal 351 210 311 210, Russia 7 495 783 6851, Singapore 1800 226 5886, Slovenia 386 3 425 42 00, South Africa 27 0 11 805 8197, Spain 34 91 640 0085, Sweden 46 (0) 8 587 895 00, Switzerland 41 56 2005151, Taiwan 886 02 2377 2222, Thailand 662 278 6777, Turkey 90 212 279 3031, United Kingdom 44 (0) 1635 523545

For further support information, refer to the *Technical Support and Professional Services* appendix. To comment on National Instruments documentation, refer to the National Instruments Web site at ni.com/info and enter the info code feedback.

© 2004–2009 National Instruments Corporation. All rights reserved.

# **Important Information**

#### Warranty

The NI PXI-665x is warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period. This warranty includes parts and labor.

The media on which you receive National Instruments software are warranted not to fail to execute programming instructions, due to defects in materials and workmanship, for a period of 90 days from date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace software media that do not execute programming instructions if National Instruments receives notice of such defects during the warranty period. National Instruments does not warrant that the operation of the software shall be uninterrupted or error free.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. National Instruments will pay the shipping costs of returning to the owner parts which are covered by warranty.

National Instruments believes that the information in this document is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition. The reader should consult National Instruments if errors are suspected. In no event shall National Instruments be liable for any damages arising out of or related to this document or the information contained in it.

EXCEPT AS SPECIFIED HEREIN, NATIONAL INSTRUMENTS MAKES NO WARRANTIES, EXPRESS OR IMPLIED, AND SPECIFICALLY DISCLAIMS ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. CUSTOMER'S RIGHT TO RECOVER DAMAGES CAUSED BY FAULT OR NEGLIGENCE ON THE PART OF NATIONAL INSTRUMENTS SHALL BE LIMITED TO THE AMOUNT THEREFOROER PAID BY THE CUSTOMER. NATIONAL INSTRUMENTS WILL BE LIMITED TO THE AMOUNT THEREFOROER PAID BY THE CUSTOMER. NATIONAL INSTRUMENTS WILL NOT BELIABLE FOR DAMAGES RESULTING FROM LOSS OF DATA, PROFITS, USE OF PRODUCTS, OR INCIDENTAL OR CONSEQUENTIAL DAMAGES, EVEN IF ADVISED OF THE POSSIBILITY THEREOF. This limitation of the liability of National Instruments will apply regardless of the form of action, whether in contract or tort, including negligence. Any action against National Instruments must be brought within one year after the cause of action accrues. National Instruments shall not be liable for any delay in performance due to causes beyond its reasonable control. The warranty provided herein does not cover damages, defects, malfunctions, or service failures caused by owner's failure to follow the National Instruments installation, operation, or maintenance instructions; owner's modification of the product; owner's abuse, misuse, or negligent acts; and power failure or surges, fire, flood, accident, actions of third parties, or other events outside reasonable control.

#### Copyright

Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.

National Instruments respects the intellectual property of others, and we ask our users to do the same. NI software is protected by copyright and other intellectual property laws. Where NI software may be used to reproduce software or other materials belonging to others, you may use NI software only to reproduce materials that you may reproduce in accordance with the terms of any applicable license or other legal restriction.

#### Trademarks

CVI, National Instruments, NI, ni.com, and LabVIEW are trademarks of National Instruments Corporation. Refer to the *Terms of Use* section on ni.com/legal for more information about National Instruments trademarks.

The mark LabWindows is used under a license from Microsoft Corporation. Windows is a registered trademark of Microsoft Corporation in the United States and other countries. Other product and company names mentioned herein are trademarks or trade names of their respective companies.

Members of the National Instruments Alliance Partner Program are business entities independent from National Instruments and have no agency, partnership, or joint-venture relationship with National Instruments.

#### Patents

For patents covering National Instruments products/technology, refer to the appropriate location: **Help»Patents** in your software, the patents.txt file on your media, or the *National Instruments Patent Notice* at ni.com/patents.

#### WARNING REGARDING USE OF NATIONAL INSTRUMENTS PRODUCTS

(1) NATIONAL INSTRUMENTS PRODUCTS ARE NOT DESIGNED WITH COMPONENTS AND TESTING FOR A LEVEL OF RELIABILITY SUITABLE FOR USE IN OR IN CONNECTION WITH SURGICAL IMPLANTS OR AS CRITICAL COMPONENTS IN ANY LIFE SUPPORT SYSTEMS WHOSE FAILURE TO PERFORM CAN REASONABLY BE EXPECTED TO CAUSE SIGNIFICANT INJURY TO A HUMAN.

(2) IN ANY APPLICATION, INCLUDING THE ABOVE, RELIABILITY OF OPERATION OF THE SOFTWARE PRODUCTS CAN BE IMPAIRED BY ADVERSE FACTORS, INCLUDING BUT NOT LIMITED TO FLUCTUATIONS IN ELECTRICAL POWER SUPPLY, COMPUTER OPERATING SYSTEM SOFTWARE FITNESS OF COMPILERS AND DEVELOPMENT SOFTWARE USED TO DEVELOP AN APPLICATION, INSTALLATION ERRORS, SOFTWARE AND HARDWARE COMPATIBILITY PROBLEMS, MALFUNCTIONS OR FAILURES OF ELECTRONIC MONITORING OR CONTROL DEVICES, TRANSIENT FAILURES OF ELECTRONIC SYSTEMS (HARDWARE AND/OR SOFTWARE), UNANTICIPATED USES OR MISUSES, OR ERRORS ON THE PART OF THE USER OR APPLICATIONS DESIGNER (ADVERSE FACTORS SUCH AS THESE ARE HEREAFTER COLLECTIVELY TERMED "SYSTEM FAILURES"). ANY APPLICATION WHERE A SYSTEM FAILURE WOULD CREATE A RISK OF HARM TO PROPERTY OR PERSONS (INCLUDING THE RISK OF BODILY INJURY AND DEATH), SHOULD NOT BE RELIANT SOLELY UPON ONE FORM OF ELECTRONIC SYSTEM DUE TO THE RISK OF SYSTEM FAILURE. TO AVOID DAMAGE, INJURY, OR DEATH, THE USER OR APPLICATION DESIGNER MUST TAKE REASONABLY PRUDENT STEPS TO PROTECT AGAINST SYSTEM FAILURES, INCLUDING BUT NOT LIMITED TO BACK-UP OR SHUT DOWN MECHANISMS. BECAUSE EACH END-USER SYSTEM IS CUSTOMIZED AND DIFFERS FROM NATIONAL INSTRUMENTS' TESTING PLATFORMS AND BECAUSE A USER OR APPLICATION DESIGNER MAY USE NATIONAL INSTRUMENTS PRODUCTS IN COMBINATION WITH OTHER PRODUCTS IN A MANNER NOT EVALUATED OR CONTEMPLATED BY NATIONAL INSTRUMENTS, THE USER OR APPLICATION DESIGNER IS ULTIMATELY RESPONSIBLE FOR VERIFYING AND VALIDATING THE SUITABILITY OF NATIONAL INSTRUMENTS PRODUCTS WHENEVER NATIONAL INSTRUMENTS PRODUCTS ARE INCORPORATED IN A SYSTEM OR APPLICATION, INCLUDING, WITHOUT LIMITATION, THE APPROPRIATE DESIGN, PROCESS AND SAFETY LEVEL OF SUCH SYSTEM OR APPLICATION.

# **Compliance**

# **Electromagnetic Compatibility Information**

This hardware has been tested and found to comply with the applicable regulatory requirements and limits for electromagnetic compatibility (EMC) as indicated in the hardware's Declaration of Conformity (DoC)<sup>1</sup>. These requirements and limits are designed to provide reasonable protection against harmful interference when the hardware is operated in the intended electromagnetic environment. In special cases, for example when either highly sensitive or noisy hardware is being used in close proximity, additional mitigation measures may have to be employed to minimize the potential for electromagnetic interference.

While this hardware is compliant with the applicable regulatory EMC requirements, there is no guarantee that interference will not occur in a particular installation. To minimize the potential for the hardware to cause interference to radio and television reception or to experience unacceptable performance degradation, install and use this hardware in strict accordance with the instructions in the hardware documentation and the  $DoC^1$ .

If this hardware does cause interference with licensed radio communications services or other nearby electronics, which can be determined by turning the hardware off and on, you are encouraged to try to correct the interference by one or more of the following measures:

- Reorient the antenna of the receiver (the device suffering interference).
- Relocate the transmitter (the device generating interference) with respect to the receiver.
- · Plug the transmitter into a different outlet so that the transmitter and the receiver are on different branch circuits.

Some hardware may require the use of a metal, shielded enclosure (windowless version) to meet the EMC requirements for special EMC environments such as, for marine use or in heavy industrial areas. Refer to the hardware's user documentation and the  $DoC^1$  for product installation requirements.

When the hardware is connected to a test object or to test leads, the system may become more sensitive to disturbances or may cause interference in the local electromagnetic environment.

Operation of this hardware in a residential area is likely to cause harmful interference. Users are required to correct the interference at their own expense or cease operation of the hardware.

Changes or modifications not expressly approved by National Instruments could void the user's right to operate the hardware under the local regulatory rules.

<sup>&</sup>lt;sup>1</sup> The Declaration of Conformity (DoC) contains important EMC compliance information and instructions for the user or installer. To obtain the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

# **Contents**

About	t This Manual	
	Conventions	vii
	National Instruments Documentation	viii
	Related Documentation	ix
Chapt	ter 1	
Introd	luction	
	What You Need to Get Started	1-2
	Safety Information	
Chapt	ter 2	
_	lling and Configuring	
iiiotai	Installing the Software	2 1
	Installing the Hardware	
	Configuring the Module	
Chapt	ter 3	
Hardv	vare Overview	
	NI PXI-6653 Front Panel	3-4
	NI PXI-6652 Front Panel	3-5
	NI PXI-6651 Front Panel	3-6
	Access LED	.3-7
	Active LED	.3-7
	Connectors	.3-8
	Hardware Features	
	Clock Generation	
	Direct Digital Synthesis (DDS)	
	PXI_CLK10 and OCXO or TCXO	
	Routing Signals	
	Determining Sources and Destinations	
	Using Front Panel PFIs As Inputs	
	Using Front Panel PFIs As Outputs	
	Using the PXI/RTSI Triggers	
	Using the PXI Star Triggers	.3-18

Choosing the Type of Routing	19
Asynchronous Routing3-	
Synchronous Routing	
Generating a Single Pulse (Global Software Trigger)	
Using the PXI_CLK10 PLL 3-	
Chapter 4	
Calibration	
Factory Calibration4-	1
OCXO Frequency4-	
TCXO Frequency4-	
PXI_CLK10 Phase4-	
DDS Start Trigger Phase4-	
DDS Initial Phase 4-	
Additional Information 4-	
Appendix A Specifications	
Appendix B Technical Support and Professional Services	
Glossary	

# **About This Manual**

Thank you for purchasing the National Instruments NI PXI-665x Timing and Synchronization Module. The NI PXI-665x enables you to pass PXI timing and trigger signals between two or more PXI chassis. The NI PXI-665x can generate and route clock signals between devices in multiple chassis, providing a method to synchronize multiple devices in a multichassis PXI system.

This manual describes the electrical and mechanical aspects of the NI PXI-665x and contains information concerning its operation and programming.

# **Conventions**

The following conventions appear in this manual:

Angle brackets that contain numbers separated by an ellipsis represent a range of values associated with a bit or signal name—for example,

AO <3..0>.

The » symbol leads you through nested menu items and dialog box options to a final action. The sequence **File**»**Page Setup**»**Options** directs you to pull down the **File** menu, select the **Page Setup** item, and select **Options** 

from the last dialog box.

This icon denotes a tip, which alerts you to advisory information.

This icon denotes a note, which alerts you to important information.

This icon denotes a caution, which advises you of precautions to take to avoid injury, data loss, or a system crash. When this symbol is marked on the product, refer to the *Safety Information* section of Chapter 1,

*Introduction*, for precautions to take.

Bold text denotes items that you must select or click in the software, such as menu items and dialog box options. Bold text also denotes parameter

names and hardware labels.

Italic text denotes variables, emphasis, a cross-reference, or an introduction to a key concept. Italic text also denotes text that is a placeholder for a word

or value that you must supply.

<>

**>>** 







bold

italic

monospace	Text in this font denotes text or characters that you should enter from the keyboard, sections of code, programming examples, and syntax examples. This font is also used for the proper names of disk drives, paths, directories, programs, subprograms, subroutines, device names, functions, operations, variables, filenames, and extensions.
NI PXI-6653	This phrase refers to the NI PXI-6653 module for the PXI bus.
NI PXI-6652	This phrase refers to the NI PXI-6652 module for the PXI bus.
NI PXI-6651	This phrase refers to the NI PXI-6651 module for the PXI bus.
NI PXI-665 <i>x</i>	This phrase refers to the NI PXI-6653, NI PXI-6652, and NI PXI-6651 modules for the PXI bus.

# **National Instruments Documentation**

The *NI PXI-665x User Manual* is one piece of the documentation set for your measurement system. You could have any of several other documents describing your hardware and software. Use the documentation you have as follows:

- Measurement hardware documentation—This documentation contains detailed information about the measurement hardware that plugs into or is connected to the computer. Use this documentation for hardware installation and configuration instructions, specifications about the measurement hardware, and application hints.
- Software documentation—Refer to the *NI-Sync User Manual*, available at ni.com/manuals.

You can download NI documentation from ni.com/manuals.

# **Related Documentation**

The following documents contain information that you might find helpful as you read this manual:

- PICMG 2.0 R3.0, CompactPCI Core Specification, available from PICMG at www.picmg.org
- *PXI Specification*, Revision 2.1, available from www.pxisa.org
- NI-VISA User Manual, available from ni.com/manuals
- *NI-VISA Help*, included with the NI-VISA software
- NI-Sync User Manual, available from ni.com/manuals
- *NI PXI-665x Calibration Procedure*, available from ni.com/manuals

Introduction

The NI PXI-665x timing and triggering modules enable you to pass PXI timing signals between two or more PXI chassis. The NI PXI-665x modules generate and route clock signals between devices in multiple chassis, providing a method for synchronizing multiple devices in a PXI system.

To set up and use the NLPXL-665r, you need the following items:

# What You Need to Get Started

10	set up and use the 1111 M 003A, you need the following hems.
	NI PXI-665x Timing and Triggering Module
	NI PXI-665x User Manual
	NI-VISA
	NI-Sync CD
	One of the following software packages and documentation:
	– LabVIEW
	<ul> <li>LabWindows<sup>TM</sup>/CVI<sup>TM</sup></li> </ul>
	<ul><li>Microsoft Visual C++ (MSVC)</li></ul>
	PXI chassis
	PXI embedded controller or a desktop computer connected to the PXI chassis using MXI-3 hardware

If you are using the NI PXI-665*x* in a system to synchronize NI PXI-4472, NI PXI-5112, NI PXI-5411, NI PXI-6115, or E Series DAQ modules, you can refer to the *NI-Sync User Manual*, which you can find on the *NI-Sync* CD or download from ni.com/manuals.

# **Unpacking**

The NI PXI-665*x* is shipped in an antistatic package to prevent electrostatic damage to the module. Electrostatic discharge (ESD) can damage several components on the module.



**Caution** Never touch the exposed pins of connectors.

To avoid such damage in handling the module, take the following precautions:

- Ground yourself using a grounding strap or by touching a grounded object.
- Touch the antistatic package to a metal part of the computer chassis before removing the module from the package.

Remove the module from the package and inspect the module for loose components or any sign of damage. Notify NI if the module appears damaged in any way. Do *not* install a damaged module into the computer.

Store the NI PXI-665x in the antistatic envelope when not in use.

# **Software Programming Choices**

When programming the NI PXI-665x, you can use NI application development environment (ADE) software such as LabVIEW or LabWindows/CVI, or you can use other ADEs such as Visual C/C++.

LabVIEW features interactive graphics, a state-of-the-art interface, and a powerful graphical programming language. The LabVIEW Data Acquisition VI Library, a series of virtual instruments for using LabVIEW with National Instruments DAQ hardware, is included with LabVIEW.

LabWindows/CVI is a complete ANSI C ADE that features an interactive user interface, code generation tools, and the LabWindows/CVI Data Acquisition and Easy I/O libraries.

# **Safety Information**

The following section contains important safety information that you *must* follow when installing and using the product.

Do *not* operate the product in a manner not specified in this document. Misuse of the product can result in a hazard. You can compromise the safety protection built into the product if the product is damaged in any way. If the product is damaged, return it to National Instruments for repair.

Do *not* substitute parts or modify the product except as described in this document. Use the product only with the chassis, modules, accessories, and cables specified in the installation instructions. You *must* have all covers and filler panels installed during operation of the product.

Do *not* operate the product in an explosive atmosphere or where there may be flammable gases or fumes. If you must operate the product in such an environment, it must be in a suitably rated enclosure.

If you need to clean the product, use a soft, nonmetallic brush. The product *must* be completely dry and free from contaminants before you return it to service.

Operate the product only at or below Pollution Degree 2. Pollution is foreign matter in a solid, liquid, or gaseous state that can reduce dielectric strength or surface resistivity. The following is a description of pollution degrees:

- Pollution Degree 1 means no pollution or only dry, nonconductive pollution occurs. The pollution has no influence.
- Pollution Degree 2 means that only nonconductive pollution occurs in most cases. Occasionally, however, a temporary conductivity caused by condensation must be expected.
- Pollution Degree 3 means that conductive pollution occurs, or dry, nonconductive pollution occurs that becomes conductive due to condensation.

You *must* insulate signal connections for the maximum voltage for which the product is rated. Do *not* exceed the maximum ratings for the product. Do not install wiring while the product is live with electrical signals. Do not remove or add connector blocks when power is connected to the system. Avoid contact between your body and the connector block signal when hot swapping modules. Remove power from signal lines before connecting them to or disconnecting them from the product.

Operate the product at or below the measurement category<sup>1</sup> marked on the hardware label. Measurement circuits are subjected to working voltages<sup>2</sup> and transient stresses (overvoltage) from the circuit to which they are connected during measurement or test. Measurement categories establish standard impulse withstand voltage levels that commonly occur in electrical distribution systems. The following is a description of measurement categories:

- Measurement Category I is for measurements performed on circuits not directly connected to the electrical distribution system referred to as MAINS<sup>3</sup> voltage. This category is for measurements of voltages from specially protected secondary circuits. Such voltage measurements include signal levels, special hardware, limited-energy parts of hardware, circuits powered by regulated low-voltage sources, and electronics.
- Measurement Category II is for measurements performed on circuits directly connected to the electrical distribution system (MAINS<sup>3</sup>). This category refers to local-level electrical distribution, such as that provided by a standard wall outlet (for example, 115 AC voltage for U.S. or 230 AC voltage for Europe). Examples of Measurement Category II are measurements performed on household appliances, portable tools, and similar hardware.
- Measurement Category III is for measurements performed in the building installation at the distribution level. This category refers to measurements on hard-wired hardware such as hardware in fixed installations, distribution boards, and circuit breakers. Other examples are wiring, including cables, bus bars, junction boxes, switches, socket outlets in the fixed installation, and stationary motors with permanent connections to fixed installations.
- Measurement Category IV is for measurements performed at the primary electrical supply installation typically outside buildings.
   Examples include electricity meters and measurements on primary overcurrent protection devices and on ripple control units.

Measurement categories, also referred to as overvoltage or installation categories, are defined in electrical safety standard IEC 61010-1 and IEC 60664-1.

<sup>&</sup>lt;sup>2</sup> Working voltage is the highest rms value of an AC or DC voltage that can occur across any particular insulation.

<sup>&</sup>lt;sup>3</sup> MAINS is defined as a hazardous live electrical supply system that powers hardware. Suitably rated measuring circuits may be connected to the MAINS for measuring purposes.

# **Installing and Configuring**

This chapter describes how to install the NI PXI-665x hardware and software and how to configure the device.

# **Installing the Software**

Refer to the readme.htm file that accompanies the NI-Sync CD for software installation directions.



**Note** Be sure to install the driver software *before* installing the NI PXI-665x hardware.

# Installing the Hardware

The following are general installation instructions. Consult the chassis user manual or technical reference manual for specific instructions and warnings about installing new modules.

- 1. Power off and unplug the chassis.
- Choose an available PXI slot in the PXI chassis.



**Note** The NI PXI-665x is usually installed in Slot 2.

- 3. Remove the filler panel for the PXI slot you chose in step 2.
- 4. Ground yourself using a grounding strap or by touching a grounded object. Follow the ESD protection precautions described in the *Unpacking* section of Chapter 1, *Introduction*.
- 5. Insert the NI PXI-665*x* into the PXI slot. Use the injector/ejector handle to fully insert the module into the chassis.
- 6. Screw the front panel of the device to the front panel mounting rail of the chassis.
- 7. Visually verify the installation. Make sure the module is not touching other modules or components and is fully inserted into the slot.
- 8. Plug in and power on the chassis.

The NI PXI-665x is now installed.

# **Configuring the Module**

The NI PXI-665*x* is completely software configurable. The system software automatically allocates all module resources.

The two LEDs on the front panel provide information about module status. The front panel description sections of Chapter 3, *Hardware Overview*, describe the LEDs in greater detail.

# **Hardware Overview**

This chapter presents an overview of the hardware functions of the NI PXI-6653, NI PXI-6652, and NI PXI-6651. Figure 3-1 provides a functional overview of the NI PXI-6653 and NI PXI-6652 hardware. Figure 3-2 provides a functional overview of the NI PXI-6651 hardware.




Figure 3-1. Functional Overview of the NI PXI-6653 and NI PXI-6652





Figure 3-2. Functional Overview of the NI PXI-6651

# NI PXI-6653 Front Panel

Figure 3-3 shows the connectors and LEDs on the front panel of the NI PXI-6653.




- 1 Access LED
  - Active LED
- 3 CLKOUT Connector
- 4 CLKIN Connector
- 5 PFI <0..5> Connectors

Figure 3-3. NI PXI-6653 Front Panel

# NI PXI-6652 Front Panel

Figure 3-4 shows the connectors and LEDs on the front panel of the NI PXI-6652.



- 1 Access LED
- 2 Active LED
- 3 CLKOUT Connector
- 4 CLKIN Connector
- 5 PFI <0..5> Connectors

Figure 3-4. NI PXI-6652 Front Panel

# NI PXI-6651 Front Panel

Figure 3-5 shows the connectors and LEDs on the front panel of the NI PXI-6651.




Figure 3-5. NI PXI-6651 Front Panel

#### **Access LED**

The Access LED indicates the communication status of the NI PXI-665*x*. Refer to Figures 3-3, 3-4, and 3-5 for the location of the Access LED.

Table 3-1 summarizes what the Access LED colors represent.

Table 3-1.	Access	LED (	Color	Indication

Color	Status		
Off	Module is not yet functional.		
Green	Driver has initialized the module.		
Amber	Module is being accessed. The Access LED flashes amber for 50 ms when the module is accessed.		

#### **Active LED**

The Active LED can indicate an error or phase-locked loop (PLL) activity. You can change the Active LED to amber, unless an error overrides the selection. Refer to Figures 3-3, 3-4, and 3-5 for the location of the Active LED.



**Tip** Changing the Active LED color to amber is helpful when you want to identify devices in a multichassis situation or when you want an indication that your application has reached a predetermined section of the code.

Table 3-2 illustrates the meaning of each Active LED color.

Table 3-2. Active LED Color Quick Reference Table

Color	PXI_CLK10 Stopped	PLL Error	User Setting	PLL Active
Red	Yes	Yes	_	_
Amber	No	No	Yes	_
Green	No	No	No	Yes
Off	No	No	No	No



**Note** A red Active LED can indicate that either PXI\_CLK10 has stopped or that there is a PLL error.

#### **Connectors**

This section describes the connectors on the front panel of the NI PXI-665x.

- CLKIN—Clock Input. This connector supplies the module with a clock that can be programmatically routed to the onboard PLL for use as a reference or routed directly to the PXI backplane (PXI CLK10 IN) for distribution to the other modules in the chassis.
- CLKOUT (NI PXI-6653 and NI PXI-6652 only)—Clock Output. This connector is used to source a clock that can be routed programmatically from the oven-controlled crystal oscillator (OCXO) or temperature-compensated crystal oscillator (TCXO), direct digital synthesis (DDS), or backplane clock (PXI CLK10).
- **PFI <0..5>**—Programmable Function Interface <0..5>. (The NI PXI-6651 supports only PFI 0..1.) These connectors can be used for either input or output. Additionally, **PFI 0** can be used as a clock input for internally synchronizing other signals. Refer to the *Synchronous Routing* section for more information about this functionality. You can program the behavior of these PFI connections individually.

Refer to Figures 3-3, 3-4, and 3-5 for diagrams showing the locations of these connections on the NI PXI-665x front panel.



**Caution** Connections that exceed any of the maximum ratings of input or output signals on the NI PXI-665x can damage the module and the computer. NI is *not* liable for any damage resulting from such signal connections.

### **Hardware Features**

The NI PXI-6653 and NI PXI-6652 perform two broad functions:

- Generating clock and trigger signals
- Routing internally or externally generated signals from one location to another

The NI PXI-6651 is primarily a slave module and can only route externally generated signals. Table 3-3 outlines the function and direction of the signals discussed in detail in the remainder of this chapter.

Table 3-3. Signal Descriptions

Signal Name	Direction	Description		
PXI_CLK10_IN	Out	This is a signal that can replace the native 10 MHz oscillator on the PXI backplane. PXI_CLK10_IN may originate from the onboard OCXO or TCXO or from an external source.		
PXI_CLK10	In	This signal is the PXI 10 MHz backplane clock. By default, this signal is the output of the native 10 MHz oscillator in the chassis. An NI PXI-665x in Slot 2 can replace this signal with PXI_CLK10_IN.		
OCXO Clock (NI PXI-6653) or TCXO Clock (NI PXI-6652)	Out	This is the output of the 10 MHz OCXO or TCXO. The OCXO and TCXO are extremely stable and accurate frequency sources.		
CLKIN	In	CLKIN is a signal connected to the SMB input pin of the same name. CLKIN can serve as PXI_CLK10_IN or be used as a phase lock reference for the OCXO and TCXO.		
CLKOUT (NI PXI-6653 and NI PXI-6652 only)	Out	CLKOUT is the signal on the SMB output pin of the same name. Either the OCXO clock, TCXO clock, DDS clock, or PXI_CLK10 may be routed to this location.		
DDS Clock (NI PXI-6653 and NI PXI-6652 only)	Out	This is the output of the NI PXI-6653 or NI PXI-6652 DDS. The DDS frequency can be programmed with fine granularity from 1 Hz to 105 MHz. The DDS chip automatically phase-locks to PXI_CLK10.		
PXI_STAR <012>	In/Out	The PXI star trigger bus connects Slot 2 to Slot <315> in a star configuration. The electrical paths of each star line are closely matched to minimize intermodule skew. An NI PXI-665x in Slot 2 can route signals to Slots <315> using the star trigger bus.		

Signal Name	Direction	Description
PFI <05>	In/Out	The Programmable Function Interface pins on the NI PXI-665x route timing and triggering signals between multiple PXI chassis. A wide variety of input and output signals can be routed to or from the PFI lines.
PXI_TRIG <07> In/Out		The PXI trigger bus consists of eight digital lines shared among all slots in the PXI chassis. The NI PXI-665x can route a wide variety of signals to and from these lines.  Note: PXI_TRIG <05> are also known as RTSI <05> in some hardware devices and APIs.
		However, PXI_TRIG <67> are <i>not</i> identical to RTSI <67>.

**Table 3-3.** Signal Descriptions (Continued)

The remainder of this chapter describes how these signals are used, acquired, and generated by the NI PXI-665*x* hardware, and explains how you can route the signals between various locations to synchronize multiple measurement devices and PXI chassis.

# **Clock Generation**

The NI PXI-6653 and NI PXI-6652 can generate two types of clock signals. The first clock is generated using the onboard DDS chip, and the second is generated with a precise 10 MHz oscillator. The following sections describe the two types of clock generation and explain the considerations for choosing either type.

### **Direct Digital Synthesis (DDS)**

DDS is a method of generating a clock with programmable frequency. DDS consists of a *frequency tuning word*, an accumulator, a sine-lookup table, a D/A converter (DAC), and a comparator.

The frequency tuning word is a number that specifies the desired frequency. Each master clock cycle, the frequency tuning word is added to the accumulator, which rolls over when it gets to its maximum value. The accumulator value is used to get a point in the sine-lookup table, which is converted to an analog voltage by the DAC. For example, if the sine table is 128 points long, and the frequency tuning word is one, the accumulator

takes 128 clock cycles to output one sine wave. If you change the frequency tuning word to 3, the accumulator steps through the sine table three times as fast, and outputs a sine wave in 128/3, or 42.6, clock cycles.

The output of the DAC is run through an analog filter to smooth the sine wave. The filtered output is then run through a comparator, which changes the output to a square wave with the specified frequency.

You can specify the programmable DDS frequency on the NI PXI-6653 and NI PXI-6652 with a precision of approximately 1  $\mu$ Hz within the range 1 Hz to 105 MHz. The accuracy of the frequency depends on the PXI\_CLK10 reference clock, so a precise 10 MHz source improves the accuracy of the DDS output. You can replace the 10 MHz clock with the OCXO for more accurate DDS timing.

### PXI\_CLK10 and OCXO or TCXO

The NI PXI-6653 features a precision 10 MHz OCXO. The NI PXI-6652 features a precision 10 MHz TCXO. The frequency accuracy of this clock is several orders of magnitude greater than the frequency accuracy of the native 10 MHz PXI backplane clock (PXI\_CLK10).

The main source of error in most frequency reference oscillators is temperature variation. The OCXO houses the oscillator circuit inside a sealed oven. A resistive heater and automatic feedback circuit maintain a precisely controlled operating temperature for the oscillator. This temperature-control scheme minimizes frequency error to low enough levels that other sources of error become considerable. The user can do two things to help mitigate these other error sources and achieve the best possible performance from the OCXO:

- 1. Use a chassis that has as little variance in the 5 V supply as possible. The OCXO has an error of 1 ppb for every 1% of inaccuracy in the voltage level of the 5 V supply. The *CompactPCI Specification* requires all chassis to regulate the 5 V supply to –3% to +5% which results in a –3 ppb to +5 ppb possible error referenced to 5 V. Improved performance can be obtained by using a chassis that specifies a tighter accuracy on the 5 V supply. NI recommends using the NI PXI-1044 or NI PXI-1045 chassis as they have tighter power supply regulation performance.
- 2. Avoid power-cycling the OCXO. The longer the OCXO is consistently powered, the more stable the aging rate will be.

For the tightest performance requirements, the OCXO can be calibrated by the user in the same system in which the NI PXI-6653 is normally used. Doing so will calibrate out error from the power supply variance and, if done at the normal operating temperature, reduce the error from temperature variance. Refer to the *NI PXI-665x Calibration Procedure* for more information on calibrating the OCXO.

The TCXO contains circuitry to measure the temperature of the oscillator. It uses the temperature to adjust its frequency output according to the crystal's known frequency variation across its operating temperature range.

An NI PXI-6653 or NI PXI-6652 module in Slot 2 of a PXI chassis can replace the native PXI 10 MHz backplane frequency reference clock (PXI\_CLK10) with the more stable and accurate output of the OCXO or TCXO. All other PXI modules in the chassis that reference the 10 MHz backplane clock benefit from this more accurate frequency reference. Furthermore, the DDS chip on the NI PXI-6653 or NI PXI-6652 references its output to the backplane clock and also takes advantage of the superior OCXO or TCXO accuracy. The OCXO or TCXO does not automatically replace the native 10 MHz clock; this feature must be explicitly enabled in software. The OCXO or TCXO output also can be routed out to the CLKOUT connector.

In addition to replacing the native backplane clock directly, the OCXO or TCXO can phase lock to an external frequency source. This operation is discussed in detail in the *Using the PXI\_CLK10 PLL* section.

# **Routing Signals**

The NI PXI-665x has versatile trigger routing capabilities. It can route signals to and from the front panel, the PXI star triggers, and the PXI/RTSI triggers.

The NI PXI-665x also can route a 10 MHz clock from **CLKIN** to the PXI 10 MHz reference clock. The NI PXI-6653 and NI PXI-6652 can lock the OCXO or TCXO to an external reference clock and send that to the PXI 10 MHz reference clock. The NI PXI-6653 and NI PXI-6652 can route the OCXO, TCXO, DDS, or PXI 10 MHz reference clock to **CLKOUT**.

Figures 3-6 and 3-7 summarize the routing features of the NI PXI-6653 and NI PXI-6652. The remainder of this chapter details the capabilities and constraints of the routing architecture.




Figure 3-6. High-Level Schematic of NI PXI-6653 and NI PXI-6652 Signal Routing Architecture

Figure 3-7 provides a more detailed view of the Selection Circuitry referenced in Figure 3-6.




Figure 3-7. Signal Selection Circuitry Diagram

### **Determining Sources and Destinations**

All signal routing operations can be characterized by a *source* (input) and a *destination*. In addition, synchronous routing operations must also define a third signal known as the *synchronization clock*. Refer to the *Choosing the Type of Routing* section for more information on synchronous versus asynchronous routing.

Table 3-4 summarizes the sources and destinations of the NI PXI-665x. The destinations are listed in the horizontal heading row, and the sources are listed in the column at the far left. A  $\blacksquare$  in a cell indicates that the source and destination combination defined by that cell is a valid routing combination.

**Table 3-4.** Sources and Destinations for NI PXI-665x Signal Routing Operations

	Destinations							
			Front Panel			Backplane		Onboard
	nel		CLKOUT	PFI <05>	PXI_ CLK10_IN	PXI_Star Trigger <012>	RTSI/PXI TRIG <07>	OCXO/TC XO Reference PLL
	Front Panel	CLKIN	<b>√</b> †	<b>√</b> †	✓	✓	<b>√</b> †	✓
	Fro	PFI <05> (NI PXI-66 51 01 Only)		<b>√</b>		<b>√</b>	<b>√</b>	
		PXI_ CLK10	<b>√</b>	<b>√</b>		✓	✓	
	Backplane	PXI_STAR <012>		<b>√</b>		✓	✓	
Sources	Ba	RTSI/PXI TRIG <07>		<b>✓</b>		<b>✓</b>	<b>√</b>	
SS.		OCXO or TCXO (NI PXI-6653 and NI PXI-6652 Only)	<b>√</b>	<b>√</b> †	<b>√</b>	<b>√</b> †	<b>√</b> †	
	Onboard	DDS (NI PXI-6653 and NI PXI-6652 Only)	<b>√</b>	<b>√</b>		<b>√</b>	<b>√</b>	
		Global Software Trigger		<b>√</b>		✓	✓	

 $<sup>^{\</sup>dagger}$  Can be accomplished in two stages by routing source to PXI\_CLK10\_IN, replacing PXI\_CLK10 with PXI\_CLK10\_IN (occurs automatically in most chassis), and then routing PXI\_CLK10 to the destination. The source must be 10 MHz.

### **Using Front Panel PFIs As Inputs**

The front-panel PFIs can receive external signals from 0 to +5 V. They can be terminated programmatically with 50  $\Omega$  resistances to match the cable impedance and minimize reflections.



**Note** Terminating the signals with a 50  $\Omega$  resistance is recommended when the source is another NI PXI-665x or any other source with a 50  $\Omega$  output.

The voltage thresholds for the front-panel PFI inputs are programmable. The input signal is generated by comparing the input voltage on the PFI connectors to the voltage output of software-programmable DACs. The thresholds for the PFI lines are individually programmable, which is useful if you are importing signals from multiple sources with different voltage swings. The front panel PFI inputs can be routed to any PXI star triggers, PXI/RTSI triggers, or other front panel PFI outputs.

### **Using Front Panel PFIs As Outputs**

The front panel PFI outputs are +3.3 V drivers with 50  $\Omega$  output impedance. The outputs can drive 50  $\Omega$  loads, such as a 50  $\Omega$  coaxial cable with a 50  $\Omega$  receiver. This cable configuration is the recommended setup to minimize reflections. With this configuration, the receiver sees a single +1.6 V step—a +3.3 V step split across the 50  $\Omega$  resistors at the source and the destination.

You also can drive a 50  $\Omega$  cable with a high-impedance load. The destination sees a single step to +3.3 V, but the source sees a reflection. This cable configuration is acceptable for low-frequency signals or short cables. You can select the signal source from the front panel triggers (PFI <0..5>), the PXI star triggers, the PXI/RTSI triggers, or the synchronization clock (PXI\_CLK10, the DDS clock, or PFI 0). The synchronization clock concept is explained in more detail in the *Choosing the Type of Routing* section.

You can independently select the output signal source for each PFI line from one of the following sources:

- Another PFI <0..5>
- PXI/RTSI triggers <0..7> (PXI\_TRIG <0..7>)
- PXI STAR <0..12>
- Global software trigger
- PFI synchronization clock

The PFI synchronization clock may be any of the following signals:

- DDS clock
- PXI CLK10
- PFI 0 Input
- Any of the previously listed signals divided by the first frequency divider  $(2^n$ , up to 512)
- Any of the previously listed signals divided by the second frequency divider (2<sup>m</sup>, up to 512)

Refer to the *Choosing the Type of Routing* section for more information on the synchronization clock.



**Note** The PFI synchronization clock is the same for all routing operations in which PFI <0..5> is defined as the output, although the divide-down ratio for this clock (full rate, first divider, second divider) may be chosen on a per route basis.

### **Using the PXI/RTSI Triggers**

The PXI/RTSI triggers go to all the slots in the chassis. All modules receive the same PXI/RTSI triggers, so PXI/RTSI trigger 0 is the same for Slot 2 as it is for Slot 3, and so on. This feature makes the PXI/RTSI triggers convenient in situations where you want, for instance, to start an acquisition on several devices at the same time because all modules will receive the same trigger.

The frequency on the PXI/RTSI triggers should not exceed 20 MHz to preserve signal integrity. The signals do not reach each slot at precisely the same time. A difference of several nanoseconds between slots can occur in an eight-slot chassis. However, this delay is not a problem for many applications. You can route signals to the PXI/RTSI triggers from PFI <0..5>, from the PXI star triggers, or from other PXI/RTSI triggers. You also can route PXI\_CLK10 or the DDS clock to a PXI/RTSI trigger line (PXI\_TRIG <0..7>) using the synchronization clock.

You can independently select the output signal source for each PXI/RTSI trigger line from one of the following sources:

- PFI <0..5>
- Another PXI/RTSI trigger <0..7> (PXI\_TRIG <0..7>)
- PXI STAR <0..12>
- Global software trigger
- PXI\_Trig/PXI\_Star synchronization clock

The PXI\_Trig/PXI\_Star synchronization clock may be any of the following signals:

- DDS clock
- PXI CLK10
- PFI 0 Input
- Any of the previously listed signals divided by the first frequency divider  $(2^n$ , up to 512)
- Any of the previously listed signals divided by the second frequency divider (2<sup>m</sup>, up to 512)

Refer to the *Choosing the Type of Routing* section for more information about the synchronization clock.



**Note** The PXI\_Trig/PXI\_Star synchronization clock is the same for all routing operations in which PXI\_TRIG <0..7> or PXI\_STAR <0..12> is defined as the output, although the divide-down ratio for this clock (full rate, first divider, second divider) may be chosen on a per route basis.

### **Using the PXI Star Triggers**

There are up to 13 PXI star triggers per chassis. Each trigger line is a dedicated connection between Slot 2 and one other slot. The *PXI Specification*, Revision 2.1, requires that the propagation delay along each star trigger line be matched to within 1 ns. A typical upper limit for the skew in most NI PXI chassis is 500 ps. The low skew of the PXI star trigger bus is useful for applications that require triggers to arrive at several modules nearly simultaneously.

The star trigger lines are bidirectional, so signals can be sent to Slot 2 from a module in another slot or from Slot 2 to the other module.

You can independently select the output signal source for each PXI star trigger line from one of the following sources:

- PFI <0..5>
- PXI/RTSI triggers <0..7> (PXI\_TRIG <0..7>)
- Another PXI star trigger line (PXI\_STAR <0..12>)
- Global software trigger
- PXI Trig/PXI Star synchronization clock


Refer to the *Using the PXI/RTSI Triggers* section for more information on the PXI\_Trig/PXI\_Star synchronization clock.

### **Choosing the Type of Routing**

The NI PXI-665x routes signals in one of two ways: asynchronously or synchronously. The following sections describe the two routing types and the considerations for choosing each type.

## **Asynchronous Routing**

Asynchronous routing is the most straightforward method of routing signals. Any asynchronous route can be defined in terms of two signal locations: a source and a destination. A digital pulse or train comes in on the source and is propagated to the destination. When the source signal goes from low to high, this rising edge is transferred to the destination after a propagation delay through the module. Figure 3-8 illustrates an asynchronous routing operation.



**Figure 3-8.** Asynchronous Routing Operation

Some delay is always associated with an asynchronous route, and this delay varies among NI PXI-665x modules, depending on variations in temperature and chassis voltage. Typical delay times in the NI PXI-665x for asynchronous routes between various sources and destinations are given in Appendix A, *Specifications*.

Asynchronous routing works well if the total system delays are not too long for the application. Propagation delay could be caused by the following reasons:

- Output delay on the source
- Propagation delay of the signal across the backplane(s) and cable(s)
- Propagation delay of the signal through the NI PXI-665x
- Time for the receiver to recognize the signal

Both the source and the destination of an asynchronous routing operation on the NI PXI-665x can be any of the following lines:

- Any front panel PFI pin (PFI < 0..5)
- Any PXI star trigger line (PXI\_STAR <0..12>)
- Any PXI/RTSI trigger line (PXI\_TRIG <0..7>)

### **Synchronous Routing**

A synchronous routing operation is defined in terms of three signal locations: a source, a destination, and a *synchronization clock*. A digital signal comes in on the source and is propagated to the destination after the edge has been realigned with the synchronization clock.

Unlike asynchronous routing, the output of a synchronous routing operation does not directly follow the input after a propagation delay. Instead, the output waits for the next rising edge of the clock before it follows the input. Thus, the output is said to be "synchronous" with this clock.

Figure 3-9 shows a timing diagram that illustrates synchronous routing.




Figure 3-9. Synchronous Routing Operation

Synchronous routing can send triggers to several places in the same clock cycle or send the trigger to those same places after a deterministic skew of a known number of clock cycles. If a signal arrives at two chassis within the same clock cycle, each NI PXI-665x realigns the signal with the

synchronization clock and distributes it to the modules in each chassis at the same time. Synchronous routing can thus remove uncertainty about when triggers are received. If the delays through the system are such that an asynchronous trigger might arrive near the edge of the receiver clock, the receiver might see the signal in the first clock cycle, or it might see it in the second clock cycle. However, by synchronizing the signal, you can eliminate the ambiguity, and the signal will always be seen in the second clock cycle.

One useful feature of synchronous routing is that the signal can be propagated on either the rising or falling edge of the synchronization clock. In addition, the polarity of the destination signal can be inverted, which is useful when handling active-low digital signals.

Possible sources for synchronous routing include the following sources:

- Any front panel PFI pin
- Any PXI star trigger line (PXI\_STAR <0..12>)
- Any PXI/RTSI trigger line (PXI\_TRIG <0..7>)
- Global software trigger
- The synchronization clock itself



**Note** The possible destinations for a synchronous route are identical to those for an asynchronous route. The destinations include any front panel PFI pin, any PXI star trigger line, or any PXI/RTSI trigger line.

The synchronization clock for a synchronous route can be any of the following signals:

- 10 MHz PXI backplane clock signal
- DDS clock on the NI PXI-6653 or NI PXI-6652
- Front panel PFI 0 Input
- One of two "divided copies" of any of the previously listed three signals. The NI PXI-665x includes two clock-divider circuits that can divide the synchronization clock signals by any power of 2 up to 512.

Refer to Figures 3-6 and 3-7 for an illustration of how the NI PXI-665*x* performs synchronous routing operations.

## **Generating a Single Pulse (Global Software Trigger)**

The global software trigger is a single pulse with programmable delay that is fired on a software command. This signal is always routed synchronously with a clock. Therefore, asynchronous routing is not supported when the signal source is the global software trigger.

The software trigger can be delayed by up to 15 clock cycles on a per route basis. This feature is useful if a single pulse must be sent to several destinations with significantly different propagation delays. By delaying the pulse on the routes with shorter paths, you can compensate for the propagation delay. An example of such a situation would be when a trigger pulse must arrive nearly simultaneously at the local backplane and the backplane of another chassis separated by 50 m of coaxial cable.

## Using the PXI\_CLK10 PLL

A module in Slot 2 of a PXI chassis can replace the PXI\_CLK10 reference clock. The NI PXI-665x offers three options for this replacement. This section describes each option.

- The first option is to replace PXI\_CLK10 directly with the OCXO output on the NI PXI-6653 or TCXO output on the NI PXI-6652. This oscillator is a more stable and accurate reference than the native backplane clock.
- The second option is to route a 10 MHz clock directly from the front panel to PXI\_CLK10\_IN, which is the pin on the backplane that will replace PXI\_CLK10. There is a delay through the module, as well as a distribution delay on the backplane. These delays tend to be similar for chassis of the same model, so routing the same clock to a pair of chassis usually matches PXI\_CLK10 to within a few nanoseconds.
- The third option is to employ the NI PXI-6653 or NI PXI-6652 PLL circuitry for the OCXO or TCXO. As in option 1, the output of the OCXO or TCXO replaces the native 10 MHz signal. However, this scheme also requires an input signal on CLKIN. This signal must be a stable clock, and its frequency must be a multiple of 1 MHz (5 MHz or 13 MHz, for example). The PLL feedback circuit generates a voltage proportional to the phase difference between the reference input on PXI\_CLK10 and the output of the OCXO or TCXO. This PLL voltage output then tunes the output frequency of the OCXO or TCXO. As long as the incoming signal is a stable 1 MHz frequency multiple, the PLL circuit quickly locks the OCXO or TCXO to the reference, eliminating all phase drift between the two signals.

Using the PLL provides several advantages over the other two options for replacing the PXI backplane clock:

- CLKIN is not required to be 10 MHz. If you have a stable reference that is a multiple of 1 MHz, such as 13 or 5 MHz, you can frequency-lock the chassis to it.
- If CLKIN stops or becomes disconnected, PXI\_CLK10 is still present in the chassis.
- If CLKIN is 10 MHz, the NI PXI-6653 or NI PXI-6652 can compensate for distribution delays in the backplane. The feedback in the PLL comes from PXI\_CLK10. This PLL makes it possible for the NI PXI-6653 or NI PXI-6652 to align clock edges at CLKIN with the edges of PXI\_CLK10 that the modules receive. If you split an external (accurate) 10 MHz reference and route it to two chassis, they can both lock to it. The result is a tighter synchronization of PXI\_CLK10 on the chassis.

## **Calibration**

This chapter discusses the calibration of the NI PXI-665x.

Calibration consists of verifying the measurement accuracy of a device and correcting for any measurement error. The NI PXI-665x is factory calibrated before shipment at approximately 25 °C to the levels indicated in Appendix A, *Specifications*. The associated calibration constants—the corrections that were needed to meet specifications—are stored in the onboard nonvolatile memory (EEPROM). The driver software uses these stored values.

## **Factory Calibration**

The factory calibration of the NI PXI-665*x* involves calculating and storing four calibration constants. These values control the accuracy of four features of the device, which are discussed in the following sections.

## OCXO Frequency

The OCXO frequency can be varied over a small range. The output frequency of the OCXO is adjusted using this constant to meet the specification listed in Appendix A, *Specifications*. This calibration applies only to the NI PXI-6653.

## **TCXO** Frequency

The TCXO frequency can be varied over a small range. The output frequency of the TCXO is adjusted using this constant to meet the specification listed in Appendix A, *Specifications*. This calibration applies only to the NI PXI-6652.

## PXI\_CLK10 Phase

When using the PLL to lock PXI\_CLK10 to an external reference clock, the phase between the clocks can be adjusted. The time between rising edges of PXI\_CLK10 and the input clock is minimized using this constant.

## **DDS Start Trigger Phase**

To start the DDS reliably, the DDS start trigger must arrive within a certain window of time. The phase of the DDS start trigger is controlled by this constant to meet the setup and hold-time requirements of the DDS.

#### **DDS Initial Phase**

The phase of the DDS output is adjusted using this constant so that the DDS outputs from multiple NI PXI-6653 or NI PXI-6652 modules are aligned.

## **Additional Information**

Refer to ni.com/calibration for additional information on NI calibration services.



# **Specifications**

This appendix lists the system specifications for NI PPXI-665x modules. These specifications are typical at 25 °C, unless otherwise stated.



**Note** Specifications are subject to change without notice.

## **CLKIN Characteristics**

CLKIN fundamental
frequency range <sup>1</sup> 1 MHz to 105 MHz, sine or square wave
Input impedance
Input couplingAC
Voltage range
Absolute maximum input voltage <sup>2</sup> 6 V <sub>p-p</sub> , max
CLKIN to PXI_CLK10_IN delay  Uncompensated
CLKIN frequency accuracy requirement
For PLL and OCXO±1.5 ppm
For PLL and TCXO±5.0 ppm
For replacing PXI_CLK10
(no PLL)±100 ppm <sup>3</sup>

<sup>&</sup>lt;sup>1</sup> CLKIN fundamental frequency can be any multiple of 1 MHz within the range specified when the PLL is engaged and PXI\_CLK10 is locking to it. The frequency must be 10 MHz when replacing PXI\_CLK10 without the PLL.

<sup>&</sup>lt;sup>2</sup> Stresses beyond those listed can cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods of time can affect device reliability. Functional operation of the device outside the conditions indicated in the operational parts of the specification is not implied.

<sup>&</sup>lt;sup>3</sup> This is a requirement of the PXI specification.

Jitter added to CLKIN

Duty cycle distortion of CLKIN to PXI\_CLK10\_IN without PLL .....±1%. max

Required input duty cycle when using PLL......45 to 55%

#### **CLKOUT Characteristics**

Output frequency

Duty cycle......40 to 60%

Output impedance......50  $\Omega$ , nominal

Output coupling ......AC

Amplitude, software configurable to two voltage levels (low and high drive)

Open Load	Square Wave
Low Drive	2.0 V <sub>p-p</sub> , typical
High Drive	5.0 V <sub>p-p</sub> , typical

50 Ω Load	Square Wave
Low Drive	1.0 V <sub>p-p</sub> , typical
High Drive	2.5 V <sub>p-p</sub> , typical

\_\_\_

<sup>&</sup>lt;sup>1</sup> The lower limit is load dependent because of the AC coupling. This limit is less than 1 MHz for high-impedance loads.

#### Square wave rise/fall time (10 to 90%)

## PFI < 0..5>

## **Input Characteristics**

Frequency range
Input impedance
Input couplingDC
Voltage level 0 to 5 V
Absolute maximum input voltage <sup>1</sup> ±5.25 V, max
Input threshold
Voltage level 0 to 4.3 V, software-selectable
Voltage resolution
Error±40 mV
Hysteresis 50 mV
Asynchronous delay, t <sub>pd</sub>
PFI <05> to
PXI_TRIG <07> output 15 to 23 ns, typical
PFI <05> to
PXI_STAR <012> output 10 to 19 ns, typical
Synchronized trigger
input setup time, t <sub>setup</sub> <sup>2</sup> 11.2 ns, typical
Synchronized trigger
input hold time, $t_{hold}^2$ 10.8 ns, typical

Stresses beyond those listed can cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods of time can affect device reliability. Functional operation of the device outside the conditions indicated in the operational parts of the specifications is not implied.

<sup>&</sup>lt;sup>2</sup> Relative to PXI\_CLK10.

## **Output Characteristics**

## **PXI\_STAR Trigger Characteristics**

PXI\_STAR <0..12> to PXI\_STAR <0..12> output skew at NI PXI-665x backplane connector.....300 ps<sup>3</sup>, typical

Asynchronous delays, t<sub>pd</sub>

PXI\_STAR <0..12> to

PXI\_STAR <0..12> to

PXI\_TRIG <0..7> output.....13 to 19 ns, typical

## **PXI Trigger Characteristics**

PXI\_TRIG <0..7> to

PXI\_TRIG <0..7> output skew

at NI PXI-665x backplane connector.....5 ns, typical

\_

Stresses beyond those listed can cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods of time can affect device reliability. Functional operation of the device outside the conditions indicated in the operational parts of the specifications is not implied.

<sup>&</sup>lt;sup>2</sup> Relative to PXI\_CLK10.

<sup>3</sup> This specification applies to all synchronous routes to the PXI\_Star lines, as well as asynchronous routes from the PFI inputs to the PXI\_Star lines.

#### **OCXO Characteristics**

Warm-up time (to within 20 ppb of operating frequency (one-hour reading), power-off duration <1 hour) .................. 3 minutes 24 Hour Frequency Accuracy<sup>1</sup>.....±6.1 ppb Retrace<sup>2</sup> ..... ±1.5 ppb **PXI-Chassis Power Supply** chassis supply Short-term stability<sup>4</sup>.....±1 ppb/day Long-term stability<sup>4</sup> ..... ±50 ppb/year Temperature stability (0 to 55 °C)<sup>5</sup>...... ±10 ppb, referenced to 25 °C **Jitter** typical to CLK10IN ...... 1.5 ps<sub>rms</sub>, 10 Hz to 100 kHz, typical

\_

<sup>&</sup>lt;sup>1</sup> 24 Hour Frequency Accuracy refers to the 24 hour period after calibration. It includes error from frequency measurement and error from frequency reference.

<sup>&</sup>lt;sup>2</sup> Retrace accounts for error in the ability of the OCXO to return to a set frequency after a period of being powered off.

<sup>&</sup>lt;sup>3</sup> PXI-Chassis Power Supply Stability accounts for error in the OCXO that results from variation in the voltage level of the 5 V chassis supply.

<sup>&</sup>lt;sup>4</sup> Includes OCXO and supporting circuitry, but not power supply drift which is included in error from PXI-Chassis Power Supply Stability. NI recommends using the NI PXI-1044 and NI PXI-1045 chassis as they have tighter power supply regulation performance.

Includes OCXO and supporting circuitry, but not power supply sensitivity to temperature which is included in error from PXI-Chassis Power Supply Stability.

## **TCXO Characteristics**

Frequency	10 MHz
Initial accuracy	±2.5 ppm
Long-term stability <sup>1</sup>	±1 ppm
Temperature stability (0 to 55 °C) <sup>2</sup>	±2 ppm

## **DDS Characteristics**

Frequency range	1 Hz to 105 MHz
Frequency resolution	<1.1 µHz
Frequency accuracy	Equivalent to PXI_CLK10 accuracy <sup>3</sup>

## **Physical**

Chassis requirement	One 3U CompactPCI or PXI slot (PXI Slot 2 for full functionality)
Front panel connectors	SMB male, $50 \Omega$
Front panel indicators	Two tricolor LEDs (green, red, and amber)

Recommended maximum cable length
PFI/CLKOUT, DC to 10 MHz......200 m
CLKOUT High Gain, 105 MHz.....100 m<sup>4</sup>

PFI/CLKOUT Low Gain, 105 MHz......30 m<sup>1</sup>

## **Power Requirements**

+5 V	2 A, max
+3.3 V	600 mA, max

<sup>&</sup>lt;sup>1</sup> Includes stability of TCXO and supporting circuitry.

NI PXI-665x User Manual A-6 ni.com

<sup>&</sup>lt;sup>2</sup> Includes temperature stability of TCXO and supporting circuitry.

<sup>&</sup>lt;sup>3</sup> The DDS frequency inherits the relative frequency of PXI\_CLK10. For example, if you route the OCXO to PXI\_CLK10, the DDS output inherits the same relative frequency accuracy as the OCXO output.

<sup>&</sup>lt;sup>4</sup> Maximum cable length with a direct cable connection. Loss from a signal splitter would reduce maximum cable length.

+12 V	500 mA, max
-12 V	0 A, max

## **Environmental**

## **Operating Environment**

Ambient temperature range	0 to 55 °C (Tested in accordance with IEC-60068-2-1 and IEC-60068-2-2.)
Relative humidity range	10% to 90%, noncondensing (Tested in accordance with IEC-60068-2-56.)
Maximum altitude	2,000 m (at 25 °C ambient temperature)
Pollution Degree	2
Indoor use only	

## **Storage Environment**

Ambient temperature range	. −20 to 70 °C
	(Tested in accordance with
	IEC-60068-2-1 and
	IEC-60068-2-2.)
Relative humidity range	.5% to 95% noncondensing (Tested in accordance with IEC-60068-2-56.)

## **Shock and Vibration**

Operational Shock	30 g peak, half-sine, 11 ms pulse
	(Tested in accordance with
	IEC-60068-2-27. Test profile
	developed in accordance with
	MIL-PRF-28800F)

#### Random Vibration

Operating	5 to 500 Hz, $0.3 g_{rms}$
Nonoperating	5 to 500 Hz, 2.4 g <sub>rms</sub>
	(Tested in accordance with
	IEC-60068-2-64. Nonoperating
	test profile exceeds the
	requirements of
	MIL-PRF-28800F, Class 3.)



**Caution** Clean the NI PXI-665x module with a soft nonmetallic brush. Make sure that the device is completely dry and free from contaminants before returning it to service.

## Safety

This product is designed to meet the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA 61010-1



**Note** For UL and other safety certifications, refer to the product label or the *Online Product Certification* section.

## **Electromagnetic Compatibility**

This product is designed to meet the requirements of the following standards of EMC for electrical equipment for measurement, control, and laboratory use:

- EN 61326 (IEC 61326): Class A emissions; Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- AS/NZS CISPR 11: Group 1, Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions



**Note** For the standards applied to assess the EMC of this product, refer to the *Online Product Certification* section.

## CE Compliance (€

This product meets the essential requirements of applicable European Directives as follows:

- 2006/95/EC; Low-Voltage Directive (safety)
- 2004/108/EC; Electromagnetic Compatibility Directive (EMC)

## **Online Product Certification**

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

## **Environmental Management**

National Instruments is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial not only to the environment but also to NI customers.

For additional environmental information, refer to the *NI and the Environment* Web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

## **Waste Electrical and Electronic Equipment (WEEE)**



**EU Customers** At the end of the product life cycle, all products *must* be sent to a WEEE recycling center. For more information about WEEE recycling centers, National Instruments WEEE initiatives, and compliance with WEEE Directive 2002/96/EC on Waste and Electronic Equipment, visit ni.com/environment/weee.

## 电子信息产品污染控制管理办法 (中国 RoHS)



中国客户 National Instruments 符合中国电子信息产品中限制使用某些有害物质指令 (RoHS)。 关于 National Instruments 中国 RoHS 合规性信息,请登录 ni.com/environment/rohs\_china。 (For information about China RoHS compliance, go to ni.com/environment/rohs\_china.)



# Technical Support and Professional Services

Visit the following sections of the award-winning National Instruments Web site at ni.com for technical support and professional services:

- **Support**—Technical support at ni.com/support includes the following resources:
  - Self-Help Technical Resources—For answers and solutions, visit ni.com/support for software drivers and updates, a searchable KnowledgeBase, product manuals, step-by-step troubleshooting wizards, thousands of example programs, tutorials, application notes, instrument drivers, and so on. Registered users also receive access to the NI Discussion Forums at ni.com/forums. NI Applications Engineers make sure every question submitted online receives an answer.
  - Standard Service Program Membership—This program
    entitles members to direct access to NI Applications Engineers
    via phone and email for one-to-one technical support as well as
    exclusive access to on demand training modules via the Services
    Resource Center. NI offers complementary membership for a full
    year after purchase, after which you may renew to continue your
    benefits.

For information about other technical support options in your area, visit ni.com/services, or contact your local office at ni.com/contact.

- Training and Certification—Visit ni.com/training for self-paced training, eLearning virtual classrooms, interactive CDs, and Certification program information. You also can register for instructor-led, hands-on courses at locations around the world.
- System Integration—If you have time constraints, limited in-house technical resources, or other project challenges, National Instruments Alliance Partner members can help. To learn more, call your local NI office or visit ni.com/alliance.

- **Declaration of Conformity (DoC)**—A DoC is our claim of compliance with the Council of the European Communities using the manufacturer's declaration of conformity. This system affords the user protection for electromagnetic compatibility (EMC) and product safety. You can obtain the DoC for your product by visiting ni.com/certification.
- Calibration Certificate—If your product supports calibration, you can obtain the calibration certificate for your product at ni.com/calibration.

If you searched ni.com and could not find the answers you need, contact your local office or NI corporate headquarters. Phone numbers for our worldwide offices are listed at the front of this manual. You also can visit the Worldwide Offices section of ni.com/niglobal to access the branch office Web sites, which provide up-to-date contact information, support phone numbers, email addresses, and current events.

# **Glossary**

Symbol	Prefix	Value
p	pico	10-12
n	nano	10-9
μ	micro	10-6
m	milli	10-3
k	kilo	103
M	mega	106

## **Symbols**

% percent

± plus or minus

+ positive of, or plus

negative of, or minus

/ per

° degree

 $\Omega$  ohm

## A

accumulator a part where numbers are totaled or stored

ADE application development environment

asynchronous a property of an event that occurs at an arbitrary time, without

synchronization to a reference clock

В

backplane an assembly, typically a printed circuit board (PCB), with 96-pin

connectors and signal paths that bus the connector pins. PXI systems

have two connectors, called the J1 and J2 connectors.

bus the group of conductors that interconnect individual circuitry in a computer.

Typically, a bus is the expansion vehicle to which I/O or other devices are

connected. An example of a PC bus is the PCI bus.

C

C Celsius

CLKIN CLKIN is a signal connected to the SMB input pin of the same name.

CLKIN can serve as PXI\_CLK10\_IN or be used as a phase lock reference

for the OCXO.

CLKOUT CLKOUT is the signal on the SMB output pin of the same name. Either

the OCXO clock or PXI\_CLK10 can be routed to CLKOUT.

clock hardware component that controls timing for reading from or writing to

groups

CompactPCI a Eurocard configuration of the PCI bus for industrial applications

D

D/A digital-to-analog

DAC digital-to-analog converter—an electronic device that converts a digital

number into a corresponding analog voltage or current

DAQ data acquisition—(1) collecting and measuring electrical signals from

sensors, transducers, and test probes or fixtures and inputting them to a computer for processing; (2) collecting and measuring the same kinds of electrical signals with A/D and/or DIO devices plugged into a computer, and possibly generating control signals with D/A and/or DIO devices in the

same computer

DC direct current

DDS direct digital synthesis—a method of creating a clock with a programmable

frequency

Ε

EEPROM electrically erasable programmable read-only memory—ROM that can be

erased with an electrical signal and reprogrammed

ESD electrostatic discharge

F

frequency the basic unit of rate, measured in events or oscillations per second using a

frequency counter or spectrum analyzer. Frequency is the reciprocal of the

period of a signal.

frequency tuning word a number that specifies the frequency

front panel the physical front panel of an instrument or other hardware

Н

Hz hertz—the number of scans read or updates written per second

in. inch or inches

J

jitter the rapid variation of a clock or sampling frequency from an ideal constant

frequency

L

LabVIEW a graphical programming language

LED light-emitting diode—a semiconductor light source

M

master the requesting or controlling device in a master/slave configuration

Measurement & Automation Explorer (MAX) a controlled centralized configuration environment that allows you to configure all of your National Instruments DAQ, GPIB, IMAQ, IVI,

Motion, VISA, and VXI devices

N

NI-DAQ National Instruments driver software for DAQ hardware

0

OCXO oven-controlled crystal oscillator

oscillator a device that generates a fixed frequency signal. An oscillator most often

generates signals by using oscillating crystals, but also may use tuned

networks, lasers, or atomic clock sources. The most important

specifications on oscillators are frequency accuracy, frequency stability,

and phase noise.

output impedance the measured resistance and capacitance between the output terminals of

a circuit

Р

PCI Peripheral Component Interconnect—a high-performance expansion bus

architecture originally developed by Intel to replace ISA and EISA. It is achieving widespread acceptance as a standard for PCs and work-stations;

it offers a theoretical maximum transfer rate of 132 Mbytes/s.

PFI Programmable Function Interface

PLL phase-locked loop

precision the measure of the stability of an instrument and its capability to give the

same measurement over and over again for the same input signal

propagation delay the amount of time required for a signal to pass through a circuit

PXI a rugged, open system for modular instrumentation based on CompactPCI,

with special mechanical, electrical, and software features. The PXIbus standard was originally developed by National Instruments in 1997, and

is now managed by the PXIbus Systems Alliance.

PXI star a special set of trigger lines in the PXI backplane for high-accuracy device

synchronization with minimal latencies on each PXI slot

PXI\_Trig/PXI\_Star synchronization clock

the clock signal that is used to synchronize the RTSI/PXI triggers or

PXI\_STAR triggers on an NI PXI-6653

R

RTSI bus Real-Time System Integration bus—the NI timing bus that connects DAQ

devices directly, by means of connectors on top of the devices, for precise

synchronization of functions

S

s seconds

skew the actual time difference between two events that would ideally occur

simultaneously. Inter-channel skew is an example of the time differences introduced by different characteristics of multiple channels. Skew can occur between channels on one module, or between channels on separate

modules (intermodule skew).

slave a computer or peripheral device controlled by another computer

slot the place in the computer or chassis in which a card or module can be

installed

Slot 2 the second slot in a PXI system which can house a master timing unit

SMB sub miniature type B—a small coaxial signal connector that features a snap

coupling for fast connection

synchronous a property of an event that is synchronized to a reference clock

T

t<sub>CtoQ</sub> clock to output time

t<sub>hold</sub> hold time

t<sub>pd</sub> propagation delay time

TRIG trigger signal

trigger a digital signal that starts or times a hardware event (for example, starting

a data acquisition operation)

 $t_{setup}$  setup time

V

V volts

VI virtual instrument

# Index

A	CLKIN connector
A Access LED  color explanation (table), 3-7 overview, 3-7  Active LED  color explanation (table), 3-7 overview, 3-7  asynchronous routing overview, 3-19 sources and destinations, 3-20 timing diagram, 3-19	CLKIN connector description, 3-8 location (diagram), 3-4, 3-5, 3-6 specifications, A-1 CLKOUT connector, 3-8 description, 3-8 location (diagram), 3-4, 3-5, 3-6 signal description (table), 3-9 specifications, A-2 clock generation DDS, 3-10 overview, 3-10
В	PXI_CLK10 and OCXO, 3-11 color
block diagram NI PXI-6651 functional overview, 3-3 NI PXI-6652 functional overview, 3-2 NI PXI-6653 functional overview, 3-2 routing architecture, 3-13 signal selection circuitry, 3-14	Access LED color explanation (table), 3-7 Active LED color explanation (table), 3-7 configuring the device Access LED, 3-7 Active LED, 3-7 overview, 2-2 conventions used in the manual, <i>vii</i>
<b>C</b> cable configuration, 3-16 calibration	<b>D</b> DDS
additional information, 4-2 DDS initial phase, 4-2 DDS start trigger phase, 4-2 factory calibration, 4-1 OCXO frequency, 4-1 PXI_CLK10 phase, 4-1 TCXO frequency, 4-1 calibration certificate (NI resources), B-2 CE compliance, specifications, A-9 changing the Active LED color (tip), 3-7 cleaning, A-8	clock generation, 3-10 DDS clock PFI synchronization clock, 3-17 PXI_Trig/PXI_Star synchronization clock, 3-18 routing to the CLKOUT connector, 3-8 front panel triggers as outputs, 3-16 signal description (table), 3-9 specifications, A-6 DDS initial phase calibration, 4-2 DDS start trigger phase calibration, 4-2 Declaration of Conformity (NI resources), B-2

destinations, possible destinations (table), 3-15	getting started
diagnostic tools (NI resources), B-1	configuring the device, 2-2
direct digital synthesis. See DDS	equipment, 1-1
documentation	installing the hardware, 2-1
conventions used in manual, <i>vii</i>	installing the software, 2-1
	software programming choices, 1-2
NI resources, B-1	unpacking, 1-2
related documentation, ix	global software trigger
drivers (NI resources), B-1	generating a single pulse, 3-22
	using front panel PFIs as outputs, 3-16
E	using the PXI star triggers, 3-18
electromagnetic compatibility, A-8	using the PXI/RTSI triggers, 3-17
environmental management,	
specifications, A-9	Н
WEEE information, A-9	hardware
environmental specifications, A-7	
equipment, getting started, 1-1	block diagram, 3-2, 3-3 calibration, 4-1
examples (NI resources), B-1	
examples (141 lesources), B 1	configuring, 2-2
	connector descriptions, 3-8
F	installing, 2-1
factory calibration, 4-1	overview, 3-8
frequency tuning word, 3-10	help, technical support, B-1
front panel	
See also CLKIN connector	1
connector descriptions, 3-8	installation
NI PXI-6651 diagram, 3-6	hardware, 2-1
NI PXI-6652 diagram, 3-5	software, 2-1
NI PXI-6653 diagram, 3-4	instrument drivers (NI resources), B-1
PFI, 3-8	installent drivers (141 resources), D
,	
	K
G	KnowledgeBase, B-1
generating a clock	,
DDS, 3-10	
overview, 3-10	L
PXI_CLK10 and TCXO, 3-11	LED
generating a single pulse (trigger), 3-22	Access LED, 3-7
generating a single passe (angger), e 22	Active LED, 3-7
	light-emitting diode. See LED

IVI	front panel PFIs as inputs, 3-16
maximum signal rating (caution), 3-8	front panel triggers as outputs, 3-16 specifications, A-3
	using front panel PFIs as inputs, 3-16
N	using front panel PFIs as outputs, 3-16
	PFI synchronization clock, 3-8
National Instruments support and	possible sources, 3-17
services, B-1	using front panel PFIs as outputs, 3-16
NI PXI-6651, parts locator diagram, 3-6	phase-locked loop. See PLL
NI PXI-6652, parts locator diagram, 3-5	physical specifications, A-6
NI PXI-6653, parts locator diagram, 3-4 NI PXI-665 <i>x</i>	PLL
- 1	Active LED, 3-7
configuration, 2-2	routing from the CLKIN connector, 3-8
connectors, 3-8	using the PXI_CLK10 PLL, 3-22
functional overview, 3-8	power requirement specifications, A-6
installation	programmable function interface. See PFI
hardware, 2-1	
software, 2-1	programming examples (NI resources), B-1
NI support and services, B-1	PXI backplane clock, 3-11
0	PXI star trigger bus. <i>See</i> PXI_STAR <012> PXI star triggers, front panel triggers as
	outputs, 3-16
OCXO	PXI trigger bus. See PXI_TRIG <07>
clock generation, 3-11	PXI_CLK10
clock, using the PXI_CLK10 PLL, 3-22	Active LED, 3-7
frequency calibration, 4-1	clock generation, 3-11
OCXO clock	DDS phase-lock, 3-9
routing to the CLKOUT	front panel triggers as outputs, 3-16
connector, 3-8	routing to the CLKOUT connector, 3-8
overview, 3-11	using front panel PFIs as outputs, 3-17
specifications, A-5	using the PXI_CLK10 PLL, 3-22
oven-controlled crystal oscillator. See OCXO	using the PXI/RTSI triggers, 3-18
	PXI_CLK10 phase
P	calibration, 4-1
•	PXI_CLK10_IN
PFI	routing from the CLKIN connector, 3-8
PFI <05> connector	signal description (table), 3-9
description, 3-8	PXI_CLK10_OUT
location (diagram), 3-4, 3-5, 3-6	signal description (table), 3-9
signal description (table), 3-10	PXI_STAR <012>
PFI <05> signals	asynchronous routing, 3-20
asynchronous routing, 3-20	signal description (table), 3-9

specifications, A-4	S
using front panel PFIs as outputs, 3-16	safety, specifications, A-8
using the PXI star triggers, 3-18	signal descriptions (table), 3-9
using the PXI/RTSI triggers, 3-17	signal selection circuitry (figure), 3-14
PXI_TRIG <07>	signal source, 3-14
asynchronous routing, 3-20	possible sources (table), 3-15
signal description (table), 3-10	single pulse generation, 3-22
specifications, A-4	software
using front panel PFIs as outputs, 3-16	installing, 2-1
using the PXI star triggers, 3-18	NI resources, B-1
using the PXI/RTSI triggers, 3-17	programming choices, overview, 1-2
PXI_Trig/PXI_Star synchronization clock	source
possible sources, 3-18	possible sources (table), 3-15
using the PXI/RTSI triggers, 3-17	signal, 3-14
	specifications
R	CE compliance, A-9
	cleaning, A-8
recycling hardware, A-9	CLKIN characteristics, A-1
reflections, recommended cable	CLKOUT characteristics, A-2
configuration, 3-16 related documentation, <i>ix</i>	DDS characteristics, A-6
resistors, terminating signals (note), 3-16	electromagnetic compatibility, A-8
routing architecture (figure), 3-13	environmental, A-7
routing signals	environmental management, A-9
front panel triggers	WEEE information, A-9
using as inputs, 3-16	OCXO characteristics, A-5
using as outputs, 3-16	online product certification, A-9
generating a single pulse (trigger), 3-22	PFI <05>
overview, 3-12	input characteristics, A-3
possible sources and destinations	output characteristics, A-4
(table), 3-15	physical, A-6
PXI star triggers, 3-18	power requirements, A-6
RTSI/PXI triggers, 3-17	PXI trigger characteristics, A-4
types	PXI_STAR trigger characteristics, A-4
asynchronous, 3-19	safety, A-8
synchronous, 3-20	TCXO characteristics, A-6
RTSI signal names (note), 3-10	star triggers. See PXI_STAR <012>, 3-9
RTSI/PXI triggers	support, technical, B-1
front panel triggers as outputs, 3-16	PFI synchronization clock, 3-20

synchronization clock
See also PXI_Trig/PXI_Star
synchronization clock
overview, 3-20
synchronous routing
overview, 3-20
possible sources and destinations, 3-21
synchronization clock sources, 3-21
timing diagram, 3-20

## T

#### **TCXO**

clock generation, 3-11
clock, using the PXI\_CLK10 PLL, 3-22
frequency calibration, 4-1
overview, 3-12
specifications, A-6
technical support, B-1
temperature-compensated oscillator. *See*TCXO

terminating signals with resistors (note), 3-16 threshold, voltage, 3-16 training and certification (NI resources), B-1 trigger bus. *See* PXI\_TRIG <0..7>, 3-10 troubleshooting (NI resources), B-1

## U

unpacking the device, 1-2

#### V

voltage thresholds, programming, 3-16

#### W

Web resources, B-1 WEEE information, A-9