Integrated Index to the Railroader's C/MRI Applications Handbook, V.3.0, vols. 1 & 2 and the C/MRI User's Manual, V. 3.0 and Appendices

The present version of this "Integrated Index" covers the **User's Manual V. 3.0 and Appendices** as well as volumes 1 and 2 of **The Railroader's C/MRI Applications Handbook V. 3.0**. References to the CDROM (only partly indexed at this time) are marked in red.

This version supercedes the earlier release posted to the C/MRI User's Group 25 June 2014.

At this time USB related material added to create V3.1 User's Manual is not referenced in this version of the Index, i.e. since it is not covered in V3.0. However, for readers interested in USB and its application to the C/MRI, the coverage can be found on Pages 4-25 through 4-29 and on Pages 4-35 through 4-42 of User's Manual V3.1.

Additionally, I have been told by Bruce, that if you have V3.0 User's Manual and seek the USB information, there is no need to purchase V3.1. The only significant change between V3.0 and V3.1 is an updated Chapter 4, which covers USB, and which is directly downloadable without cost from the newly updated JLC Web site.

This document is not the work of a professional indexer, but rather the effort of an amateur who has often been frustrated by indices which seem to misdirect the reader with numerous page references to a single word or phrase. The effort here has been to reduce ambiguity for the reader by offering more descriptive references. Traditional cross-references are offered in some cases, but more often various permutations of words have been indexed to enable the user to find a topic whether searching, for example, under ABS for signals, or under signal systems for ABS.

Tabs, such as AAAAA, BBBBB, *etcetera,* have been used as a navigational aid in compiling this index. These tabs have been left in the document to shorten searches, allowing a user looking for the section on signals to use Adobe <find> to move to the tab at SSSSS without encountering all the intervening items under which "signal" may appear. Thus one may use the cursor to move down the page to the sections on "signals" (or those on "signal systems," "signaling," or "signals") much more readily.

The present document is 74 pages in length, containing approximately 5,100 line entries.

This effort has been carried out with Dr. Bruce Chubb's foreknowledge and support. Continued revision and correction will be needed. ***Any errors, mischaracterizations or omissions in this index are solely my responsibility.***

Users of this index are urged to point out any and all errors and omissions and to suggest corrections and improvements by sending email directly to saunders.jh@gmail.com

NOTE:
1. In general, references to the *associated CDROM* will direct the reader to the QuickBASIC files [folder QBPGRM]. Visual Basic users should use the CDROM files in folder VBPGRM.
2. Owners of earlier versions of the User's Manual will find additional chapters (17,18,19) on the CDROM [CDROM\User Manual Added Chapters].
3. Owners of earlier versions of the User's Manual Appendices will find Appendices B thru G on the CDROM. [CDROM\User Manual Appendices].

TOPIC	APPLICATIONS HANDBOOK	USER'S MANUAL & APPENDICES
AAAAA		
ABORTIN [flag set to 1 when RXBYTE aborts reading inputs, else 0], **table B-7**		**App B-14**
ABS [automatic block signaling] signaling, ABS signals, ***see*** Chapter 19	19-1---19-36	
aspect constants		
2- and 3-head color light signals, **fig. 18-3**	**18-13**---18-15	
B&O color position signals, **table 18-2**	**18-20**	
calculating, **figs. 19-7** and **19-8**	**19-11**---**19-12**	
defining	18-14	
generating	18-21, 18-24	
order of calculation	19-7	
PRR position light signals, **table 18-3**	**18-23**	
single- and dual-head searchlight signals, **table 18-4**	**18-26**	
speed signaling searchlight signals, **table 18-5**	**18-27**	
aspect, name and indication		
B&O color position signals, **table 18-2**	**18-20**	
PRR position light signals, **table 18-3**	**18-23**	
searchlight signals [dual-head], **table 17-4**	**17-18**	
searchlight signals [single head], **table 17-3**	**17-16**	
and APB with local interlocking [poor man's CTC]	21-2	
and Automated Train Control	19-36	
authority [important point]	22-2	
and bi-directional [opposing] operation	19-20	
categories of protection	20-2	
compared to APB signaling	20-1	
comparing ABS and APB signaling for single track with passing sidings, **fig. 20-1**	**20-1**	
and Computer Block Control	19-36	

and Computer Cab Control 19-36
five-indication ***vs.*** three-indication, **fig. 17-6** **17-18**
following movements ***vs.*** opposing movements 19-1
four-indication capability 17-18
following movement protection without signals 19-2
fundamentals 19-1
I/O requirements for single track bi-directional operation 19-24
I/O tables, **figs. 19-2** and **19-4** **19-10**, **19-25**
limitations for [danger of] handling bi-directional traffic, **figs. 19-14** and **19-15** **19-18**
opposing movement protection 19-3, 19-20
passing single direction movements, superior and inferior trains 19-31
passing sidings in double track ABS territory, **fig. 19-22** **19-30**
hand operated center siding, **fig. 19-22b** **19-30**
separate eastbound and westbound hand operated sidings, **fig. 19-22a** **19-30**
power-gap ***vs.*** signal-gap placement at siding turnouts, **fig. 19-18** 19-22, **19-23**
primary purpose of 19-30
program for ABS double track [with sidings and crossovers], **fig. 19-24** **19-34ff**
program for ABS single track with sidings [using 2-lead LEDs], 19-29
program for ABS single track with sidings [using 3-lead LEDs], **fig. 19-20** **19-25**---**19-27**
program for ABS single track with sidings [using color light signals] 19-29
byte packing for color light signals, **fig. 19-21** 19-29
programming basic ABS signals 19-6ff
programming ABS signals for single track operation, **fig. 19-19** **19-19**
programming statements for signals 1 through 4, **fig. 2-7** **2-7**
second main track with crossovers 19-31
signaling double and single track operations, **fig. 19-1** **19-1**
signaling double track with sidings and crossovers 19-30---19-32
stop and proceed at restricted speed signal at unprotected sidings 19-31
three-aspect signaling, **fig. 2-6** 2-6, **2-7**
train orders for passing trains 19-32
visual basic example, **fig. 19-9** **19-15**
absolute stop, ***see also*** signal, signals, signaling 17- 5, 20-3
AC loads, connecting 9-14
accessory decoders
cost compared to C/MRI I/O lines 7-17
disadvantages compared to C/MRI 7-18
requirement for full-featured cab 7-17
adapting programs to differing requirements 14-26---14-27
ADC
assembly steps 18-15---18-18
basic features, **fig. 18-9** **18-11**
circuit for +5VDC to +4.0VDC input range, **fig. 18-9b** **18-11**
circuit for ±5VDC input range, **fig. 18-9c** **18-11**
converter chips 18-10---18-12
design considerations
capacitor size selection, **table 18-4** **18-15**
differential input 18-14
input range 18-14
offset [input] voltage 18-14
spike suppression 18-15
VIN range 18-14
VREF [reference voltage] 18-14
IC power tests, **table 18-6** **18-18**
in serial SUSIC/USIC system 18-14
input card 18-12---18-15
parts layout, **fig. 18-11** **18-16**
parts list, **table 18-5** **18-17**
pinouts for ADC0804LCN, **fig. 18-9a** **18-11**
schematic, **fig. 18-10** **18-13**
VIN test program for ADC3 card using serial interface, **fig. 18-12** **18-18**---**18-19**
VIN test schematic using serial interface 18-20
voltage supply [separate and regulated] 18-14
adding
analog interface cards [User's Manual Chapter 18] 18-1---18-20
APB approach lighting, **fig. 20-10** **20-32**
call-on capability to CTC 22-18
CBC to APB signal system, **table 14-12** 14-27---**14-29**
CCC to APB 14-27
CCC to APB signal system, **table 14-12** **14-29**
CCC to CTC system, **table 14-10b** **14-26**

CCC to small layout, **table 12-10** and **12-11** **12-9**---12-10
computer 16-1---16-2
delay[s] in real-time loop 15-27
delays [to RTL] with looptime unchanged 15-28
double stick and timeout [file SGCC2ST.BAS] 8-30
dual control switch motors at passing sidings, **table 12-6** **12-6**
ground bus for boosters, **fig. 5-9** **5-13**
image boxes for mouse control [dispatcher graphics] 27-8
maintainer call features to CTC 22-18
mouse click event software to dispatcher graphics 27-9
occupancy detectors to DCC, **fig. 5-4** **5-8**
R-C network to extend pushbutton-pressed time 9-31---9-32
third signal head [for route signaling], **table 17-9** 17-30. **17-31**
timeout to SGCCS [grade crossing] 8-30
Visual Basic forms 16-6
zoom-in capability [to dispatcher graphics] 27-14
address
bits and memory size, **table 2-3** **2-24**
decoding for I/O cards and ports, **fig. 11-2** **11-6**
decoding for SUSIC/USIC-based nodes, **table 11-2** **11-5**
setting for nodes and I/O cards 2-27
American Standard Code for Information Exchange, **fig. B-2** **App B-4**
analog-to-digital conversion, ***see*** ADC
AND logic operation, **fig. 8-4** **8-7**
APB [absolute permissive signaling] signaling, ***see*** Chapter 20 20-1---20-47
adding CCC 14-27
additional information 20-46
approach lighting 20-31---20-38
program statements adding APB approach lighting, **fig. 20-10** **20-32**
approach overlap, **fig. 20-18** 20-42, **20-43**
alternative to full-fledged CTC 20-1
aspect, name and indication for single head APB block signals, **table 17-5** **17-19**
authority [important point] 22-2
categories of protection 20-2
choice [APB ***vs.*** CTC] 20-16ff
compared to ABS signaling 20-1
comparing APB and ABS signaling for single track & passing sidings, **fig. 20-1** **20-1**
cost comparison to ABS 20-1
direction sensing 20-4
double approach, **fig. 20-17** 20-42, **20-43**
following movement, **fig. 20-5** 20-13, **20-14**
fundamentals 20-2
head block, **fig. 20-1b** **20-1**, 20-2, 20- 3
head block signal lighting 20-4
important points 20-47
modeling 20-45
monitoring train location 20-3
opposite movements, **fig. 20-4** 20-10ff, **20-11**
overlap nullification, **fig. 20-19** 20-44, **20-45**
power-gap ***vs.*** signal-gap placement at siding turnouts, **fig. 19-18** 19-22, **19-23**
primary application 20-1
program flow chart, **fig. 20-6** **20-19**
program statements adding APB approach lighting, **fig. 20-10** **20-32**
programming signals 20-18
protection
categories 20-2
following movements [permissive, signal to signal] 20-3, 20-13ff
opposing moves [absolute, siding to siding] 20-3, 20-10
significance of, ***vs.*** ABS 20-17
traffic locking ***vs.*** traffic locking in CTC, **fig. 24-1** 24-13, **24-14**
traffic stick
role in determining signal aspect 20-7
setting and clearing, **fig. 20-2** 20-4, **20-5**, 20-6, 20-27
summary 20-15
train movement [example, single track and passing sidings], **fig. 20-3** 20-6---20-10, **20-8**
tumble down ***see under*** tumble down
appendices
user's manual I&A-5
application constants, defining 9-5
application examples

SMNI [User's Manual, Chapter 7] 7-1---7-14
SMNI [User's Manual, Chapter 9] 9-1---9-30
SUSIC/USIC [User's Manual, Chapter 12] 12-1---12-39
applications
see APB (absolute permissive block signaling)
see ABS (automatic block signaling)
see CTC (centralized traffic control)
see CBC (computer block control)
see CCC (computer cab control)
see DCC (interfacing with digital command control)
overview 13-4 2-5
APPLITE [user-defined module/subroutine], **table 14-2** **14-17**
approach lighting [of signals] 19-2, 19-28
programming, **fig. 2-4** **2-5**
approach locking, **table 24-1** 24-4, **24-5**
array variables [CT( )] for SMINI 9-14---9-16
array variables [CT( )] for SUSIC/USIC 12-4---12-7
arrays
adjusting indices 26-13
creating 26-10
ASCHI, **fig. B-2** **App B-4**
aspect, ***see also*** signal, signals, signaling 17- 5
calculating, **fig. 9-20** **9-20**, 9-21
order of calculation for ABS 19-7
symbols defining 18-14
assembly steps
ADC 18-15---18-18
DAC 18-5---18-8
DCCOD 4-6---4-8
DIN32 11-15---11-18
DOTEST 17-13---17-15
DOUT 17-5---17-9
DOUT32 11-9---11-13
IOMBX 11-3
OD 3-4---3-6
OD Rev K 3-3
ODMB 2-19
PGCC 8-11---8-16
RS485 conversion card 4-30
RSSD 18-30
SM1 7-4
SM2 7-7
SMC12 7-15---7-16
SMINI 4-20---4-23
SSD 18-40
SUSIC 10-11---10-14
TEST32 6-3
ATC [Automated Train Control] [volume 3]
and ABS 19-24
automated train control ***and*** CBC 19-36
automatic electric lock, ***see also*** electric locks 23-8
locations of automatic electric locks with releasing sections, **fig. 23-14** **23-23**
lock / unlock protocol [flowchart], **fig. 23-1** **23-5**
possible responses to unlock requests, **table 23-1** **23-4**
preventing READRR from clearing blocks when automatic switch is unlocked 23-26
programming automatic electric locks 23-23
programming statements, **fig. 23-15** **23-24**
sample responses to unlock requests, **fig. 23-2** **23-7**
automatic station recall [indication code] 24-5
avoid[ing]
damage to booster 5-17, 5-32
damage to C/MRI inputs [input buffers] 2-17, 9-25
damage to control bus 511---5-12
damage to DC power supply 5-32
damage to I/O cards [very important] 11-4
damage to PGCC 8-16
damage to SUSIC/USIC [very important] 11-4
DCC performance degradation 5-6
decoder damage 5-14
duckunders 13-12

inventory build-up, **table 11-4** **11-8**
malfunction of electronic circuit breakers 9-9
surplus LEDs for signals 18-11
throwing an occupied turnout [cost estimate], **table 12-5** [option 2] **12-6**
throwing an occupied turnout, **table 12-1** **12-5**
BBBBB
B0. B1, B2, *etc.*, bit position constants 8-3
back to train movement 25-4
backward slash [\] 8-4
using back-slash ***vs.*** forward-slash 8-11
BASIC
BASIC commands [examples of use] 2-11
block IF statements 2-17---2-18
block IF… THEN… ELSE statements 2-18
branching
"backward branching" 2- 19
conditional 2-16
unconditional 2-19
CALL 8-30 2-20
globalize 2-14
CALL INPUTS, **figs. 19-9, 19-20** **19-13**---**19-14, 19-26**---**19-26**, 19-28ff
CALL OUTPUTS, **figs. 19-8, 19-9, 19-20** **19-13**, **19-15**, **19-27**
CIRCLE 15-36
CLS 15-32
colon
separating statements on a single line 2-16
indicating a label [with GOTO unconditional branching] 2-19
COLOR 15-36
COMMON [COMMON SHARED], **fig.19-8** **19-12**
DECLARE statement, **fig.19-8** **19-12**, 20-25
DEFINT statement 20-25 8-3
DIM, **fig. 19-7** **19-11** 2-13
default value 2-13
DRAW 15-36
END IF, **figs. 2-4, 7-24** & **18-11** **7-38**, **18-28** **2-5**, 2-18
END SUB, **figs. 8-14** & **21-6** **8-29**, **21-22**
FOR…NEXT**, figs. 2-3** & **15-6** **15-26** **2-4**, 2-18
GET 15-36
GOSUB, **fig. 19-7** **19-11** 2-19
GOSUB statements ***vs.*** GOTO statements 2-19---2-20
how GOSUB functions, **fig. 2-13** **2-20**
use in initializing, reading inputs from or writing outputs to nodes 2-20
GOTO 2-19
[block] IF statements 2-17---2-18
IF…THEN, **fig. 2-3** 7-29 **2-4**, 2-16
IF…THEN… ELSE 2-17
[block] IF… THEN… ELSE statements 2-18
INKEY$, **fig. 15-9** **15-33**
LINE 15-36
LPRINT 15-36
PAINT 15-36
PALETTE 15-36
PCOPY 15-36
PMAP 15-36
PRINT, **fig 8-24** **8-38**
PUT 15-36
REM or ', **figs. 2-3** & **7-19** **7-33** **2-4** 7-3
SCREEN 15-36
SLEEP 15-27
VIEW 15-36
basic programming examples [User's Manual, Chapter 7] 7-1---7-14
BASIC type-declaration characters
used with STARTTIME, STOPTIME and PROGTIME, **table 15-13** **15-26**
BAUD100, **tables 7-1, 12-5 & B-7** **71**, **12-9, App B-14**
baud rate
and calculating serial I/O time, **tables 15-3, 15-5** and **15-8** 15-11---15-18, **15-13, 15-15, 15-18**
limit on program execution time (serial) 15-11
and loop response time, **tables 15-4, 15-5** and **fig. 15-1** 15-7, 15-10, **15-14, 15-15, 15-16**
maximizing noise rejection 15-16
and need for last RS485 node termination resistors 4-33

and number of I/O cards 15-10
and number of nodes 15-10
recommended minimum for SMINI nodes, **table 15-6** **15-16**
and serial I/O time, **tables 15-4, 15-5** and **fig. 15-1** 15-7, 15-10, **15-14, 15-15, 15-16**
set baud rate to minimize noise 15-23
settings, **fig. B-6** 4-6 , **App B-21**
and RS485 signal reflection 4-33
transmission delay ***vs.*** baud rate 7-12, 7-13
and transmission time, **table 7-4** **7-13**
typical baud rates 15-7
binary
address bits and memory size, **table 2-3** **2-24**
codes, **fig. 2-14** **2-23**
conversions to decimal [practice exercise] 7-8
counting 2-26
display value, **table 7-2** **7-5**
equivalent decimal value of each bit position of an 8-bit byte, **table 7-3** **7-8**
equivalent for decimal numbers 0 through 31 (five bits 0 thru 4), **table 18-1** **18-15**
number system 2-22
bit patterns
and aspect constants for 2-aspect color-light signals, **table 9-1** **9-6**
and aspect constants for 3-aspect searchlight signals, **table 9-2** **9-9**
and aspect constants for 3-aspect color-hlight signals, **fig. 9-12** **9-20**
bit position constants, **fig. 8-2** **8-3**
BK(n), [label for block (number)], ***see*** **figs. 2-2** & **8-25** 8-24-8-27 **2-3**
block IF statements 2-17---2-18
block, defined, **fig. 22-13** **22-27**
block occupancy [in graphics display], **fig, 26-6** 26-16, **26-17**
block occupancy indication lamps [LEDs], **fig. 14-6** **14-16**
block signals, ***see*** signals
BLKNUM [keyboard input variable, block number] 15-32
booster
avoiding damage 5-17, 5-32
board: ***see*** BST12 Rev. A
ground bounce 5-12
grounding: ***see*** grounding boosters
isolation
Digitrax 5-14
EasyDCC 5-14
NCE 5-14
potential decoder damage 5-14
voltage doubling 5-14
and occupancy detectors 5-8
optoisolating outputs, **fig. 5-21** **5-27**
polarity 5-14, 5-22
requirement, estimating 5-3
wiring to track, **fig.5-3** **5-7**
BST12, Rev. A 9-18---9-19
parts layout, **fig. 9-15** **9-19**
parts list, **table 9-8** **9-19**
BTRL [label, begin real-time loop] 7-4
bulk transfer 4-40
CCCCC
C [programming language] 2-12
C++ 2-12
C/MRI
advantages for signaling 18-10
automating DCC operation [reference to Applications Handbook, Ch. 30]
basic steps for application 1-14
basic system 10-11
basics for building 1-1---1-26
building block approach 1-8, 14-14
building your own interface 1-16
cards order form App A-2
command control 18-6ff
compatibility with signals 18-10
connecting
color light signals [current sourcing and current sinking], **figs. 3-5** & **18-2** **18-11** 3-5, **3-6**
common anode signal LEDs, **figs. 3-5a** & **18-2a** **18-11** **3-6**
common cathode signal LEDs, **figs. 3-5b, 3-5c** & **18-2b** **18-11** **3-6**

current sinking LED color light signals, **figs. 3-5a**, **3-5c, 3-5d** &**18-2a** **18-11** **3-6**
current sourcing LED color light signals, **figs. 3-5b** & **18-2b** **18-11** **3-6**
dispatcher CTC panel component connections 3-17
lamps, **fig. 3-4a** **3-5**
LEDs, **fig. 3-4b** **3-5**
relays, **fig. 3-4c** **3-5**
searchlight signals 3-7
switch motors, ***see also*** turnout control 3-11, 9-21
directly, **figs 3-8** & **7-5a; tables 3-1** & **7-4** **7-9**, **7-10** 3-11, **3-12**
with *SMC*12 card, **figs. 3-9** & **7-5b, table 3-2** **7-9** **3-13**, **3-14**
dual control with direct connection to C/MRI outputs, **figs. 3-10** & **7-8** **7-20** **3-14**
dual control with SMC12 card, **figs. 3-11** & **7-9** **7-21** **2-15**
cost, ***see also*** cost estimating 1-5, 18-10
circuit boards, ***see below under*** C/MRI circuit boards
DCC compatibility 1-9
developmental history 1-1
Digitrax special requirements 5-22
disable reading inputs 26-15
distributed serial SUSIC option, **fig.13-2** **13-12**
example interface applications 1-2---1-4
expandability 1-5
flexibility 1-6
how the interface system works 1-9---1-12
I/O requirements for SVOS installation, **table 13-1** **13-17**
implementation
approaches 13-7---13-9
connecting railroad devices to I/O cards 13-18
contiguous bits kept together 13-18
example 14-4---14-30
making a functional schematic 13-18
program software to read inputs, write outputs 13-19
programming before hookup 13-19
setting up I/O tables, **figs. 9-3** & **9-4** 13-18 9-1---9-5, **9-3, 9-4**
testing and debugging the system 13-19
steps to 13-17
user's group 10-5
using a test program 13-19
various implementations compared 14-16---14-30
interfacing overview 1-4
interfacing with DCC command station 5-4 I&A-2
inputs, connecting, **fig. 3-1** **3-2**
maximum I/O lines 7-18
node test program [CDROM\CMRITest_BETA_20110714]
NODESVBM.BAS [CDROM\CMRITest_BETA_20110714]
ReadMe [CDROM\CMRITest_BETA_20110714]
overview
C/MRI circuit boards; ***see also*** C/MRI circuit boards 10-9---10-16
general I&A-1
output connections, **fig. 3-2** **3-3**
parts availability and suppliers 1-16, App A-3
parts order form App A-2
program updates 2-22
prototype fidelity 1-7
railroad applications overview 13-4
real-time loop, **fig. 13-3** 13-15---13-17, **13-16**
real-time loop programming a CTC panel system, **fig. 24-5** **24-24**
simplicity 1-6 I&A-2
troubleshooting 1-24
updating programs 2-22
use on small railroads 13-13---13-14
use on the Sunset Valley Oregon System, **fig. 13-1** 13-9---13-13, **13-10**
user's group 1-2,1-9
using to interface a lever type CTC machine to the railroad, **fig. 22-5** **22-13**
using with CTC-80 and Railcommand 6-4---6-5
using with Dynatrol 6-5
using with non DCC systems (chapter 6) 6-1---6-6
using with Rail-Lynx 6-5
C/MRI circuit boards; ***see also*** SMINI, DIN32, *etc.*; ***see also*** assembly steps
ADC3 overview 10-15
BST12 overview 10-15

C/MRI system overview 10-11
CCT4 card overview 10-13
CDC card overview 10-13
CIN24 overview 10-15
classic DIN overview 10-11
classic DOTEST overview 10-11
classic DOUT overview 10-11
CMB card overview 10-13
COUT24 overview 10-15
CRC card overview 10-13
DAC3 overview 10-15
DCCOD overview 10-12
DIN32 overview 10-10
DOUT32 overview 10-10
IBEC overview 10-11
IOMB overview 10-11
IOMBX overview 10-10
OD overview 10-12
ODMB overview 10-12
ordering from JLC Enterprises 1-16, App A-1
OUTEST overview 10-15
PGCC overview 10-15
PPC card overview 10-14
RS422 overview 10-16
RS485 overview 10-10
RSSD card overview 10-14
RSST card overview 10-14
SMC1 overview 10-12
SMC2 overview 10-12
SMC12 overview 10-13
SMINI overview 10-9
SSD card overview 10-14
SUSIC overview 10-10
TERM12 overview 10-14
TEST32 overview 10-10
troubleshooting 1-24
USIC overview 10-16
cab display cards
see CDC
cab motherboard
see CMB
cab relay cards
see CRC
cab signals, implementing 18-47
cable[s]
converter cables
USB to RS232, USB to RS422/485 13-3 4-27---4-28
performance evaluation 4-28
wiring, **fig. 4-11** **4-32**
maximum length without termination resistors, **table 4-8** **4-33**
CABNUM [keyboard input variable, cab number] 15-32
calculating
ABS aspect constants, **figs. 19-7** and **19-8** **19-11**---**19-12**
ABS signal aspects, **fig. 2-7** **2-7**
basic signal aspects, **figs. 2-7, 19-7, 19-8**, and **19-9** **19-11**, **19-12**, **19-14**, 19-28 **2-7**
color-light signal aspects 21-23
CT( ) for SMINI, **figs. 9-8** & **9-9** 9-14, **9-15, 9-16**
CT( ) for SUSIC/USIC nodes, **table 12-3** **12-5**
direction of traffic, **fig. 13-11d** 13-24---**13-25**
eastbound [APB] signal aspects, **fig. 20-9** 20-28ff, **20-29**
eastbound signals, **fig. 13-11e** 13-25---**13-26**
output variables from input variables [important point] 14--1
output variables from input variables for distributed serial systems 14-1
power supply requirements 19-4
serial I/O time [serial system] 15-11---15-17
serial I/O time [SMINI only], **fig. 15-1** 15-15, **15-16**
serial I/O time [USIC] 15-12---15-19
serial I/O time ***and*** baud rate, **tables 15-3, 15-5** and **15-8** 15-11---15-18, **15-13, 15-15, 15-8**
signal aspect, **fig. 9-20** **9-20**, 9-21
signal aspects 25-45---25-51

signal lever indication light status, **fig. 25-25** **25-63**
switch lever indication light status 25-65
theoretical serial I/O time, **table 4-10** **4-38**
westbound [APB} signal aspects 20-29
westbound signals, **fig. 13-11f** 13-26---**13-27**
wire resistance, ***see also*** wiring, selecting wire size for… 9-7
worksheet for calculating serial I/O time, **table 15-3** **15-13**
CALL [command]
advantages over GOSUB 13-1, 13-3
CALLing a subroutine from another subroutine, **fig. 13-2** **13-3**
DECLARE statement needed 13-2
downside[s] 13-3---13-4
how CALL functions, **fig. 13-1** **13-2**
and program execution speed 13-4
vs. GOSUB 2-20---2-21, 13-1
CALL version of serial protocol subroutines 13-5
CALL INIT [initializes a node, i.e., USIC, SUSIC or SMINI], **table 2-2** **2-21**
CALL INPUTS [receives all input bytes from a node], **table 2-2** **2-21**
CALL OUTPUTS [transmits all output bytes to a node], **table 2-2** **2-21**
ABS programming example using CALLs with SMINI, **fig. 19-8** **19-13**
ABS programming example using Visual Basic, **fig. 19-9** **19-15**
ABS programming example for single track with sidings, **fig. 19-20** **19-27**
SMINI outputs configured for current sourcing 19-28
CALL statements 12-11
DCC 5-23
delay with TIMERCNT 15-31
loop time 9-34
modular program examples using CALLs [User's Manual, Chapter 13] 13-1---13-33
passing arguments/variables 8-29---8-30 13-3
PGCC 8-30
PSCTRL 7-43
QuickBASIC V4.5 15-5
SGCCS 8-29---8-30, 8-32---8-38
SMINI [example for ABS], **fig. 19-8** **19-13**
SUSIC **19-13**
call on
button, latching , **fig. 25-10** **25-28**
calculations for signal aspect, **fig. 25-20** **25-48**
capability, ***see under*** CTC
called modules 13-1
CALLing a subroutine from another subroutine, **fig. 13-2** **13-3**
capacitor discharge power supply 19-13
see power supply, capacitor discharge
driving twin-coil switch machines 7-1, 7-3
card requirements
2-node [a] system with simplified dispatcher panel, **table 12-16** **12-16**
2-node [b] system with SUSIC and SMINI, **table 12-17** **12-16**
5-node system with SUSIC and SMINI, **table 12-18** **12-17**
APB with single SUSIC, **table 14-6** **14-21**
APB with two SUSIC nodes, **table 14-7** **14-21**
CBC added to APB signal system, **table 14-12** 14-27---**14-29**
CCC added to APB signal system, **table 14-12** **14-29**
CTC [panel SUSIC and distributed SMINIs], **table 14-9** **14-24**
CTC [panel SUSIC and railroad SUSIC], **table 14-8** **14-22**
CTC [two SUSICs], **table 14-8** **14-22**
CTC with CBC, **table 14-13** **14-29**
CTC with CCC, **table 14-10** **14-26**
CTC with hand-operated turnouts in OS sections, **table 14-3** **14-17**
CTC without CTC panel, **table 14-4** **14-18**
CTC without CTC panel, **table 14-4** **14-18**
CTC without separate OS sections, **table 14-5** **14-19**
CTC, fully-implemented **table 14-2** **14-15**
CTC [cards for complete CTC system], **table 14-1** **14-14**---14-16
revising C/MRI for different layouts 14-25---14-29
RSSD cards to reduce need for DOUT32 [single node b] 12-15
SUSIC [single] with color-light signals, **table 12-13** **12-13**
SUSIC [single] with searchlight signals, **table 12-14** **12-14**
cards
counting 2-25
setting addresses, **fig. 2-16** 2-27, **2-28**

CBC
and ABS 19-24, 19-36
CBC added to APB signal system, **table 14-12** 14-27---**14-29**
and common rail wiring 5-16
cost of adding to APB, **tables 14-12** and **14-14** 14-28---14-29, **14-29, 14-30**
cost of CBC with APB [***vs.*** CCC with APB], **table 14-13b** **14-28**---14-29
general description 13-22
need for absolute trackside signals 7
power-gap ***vs.*** signal-gap placement at siding turnouts, **fig. 19-18** 19-22, **19-23**
Tortoise contacts for actual turnout alignment, **table 7-11** 7-21, **7-28**, 12-4
CBLCNT [code button latch counter], in **fig. 25-5** **25-20**, 25-22
CBPRO
code button processing subroutine, **fig. 15-8** **15-30**
CCC
and ABS 19-24, 19-36
cab [block status] display 10-13
combining DC and DCC operations, **fig. 5-24** 5-30, **5-31**
and common rail wiring 5-16
cost of adding to APB, **table 14-12b** 14-27---14-28, **14-28**
cost of adding to basic C/MRI signaling, **table 12-11** **12-9**---12-10
cost of adding to CTC signaling, **table 14-10b** **14-26**---14-27
cost of CCC with APB [***vs.*** CCC with CTC], **table 14-12b** 14-27---**14-28**
cost of DCC with CTC [***vs.*** CCC with CTC], **table 14-11** **14-27**
general description, operations overview 13-7, 13-9, 13-22
need for absolute trackside signals 13-21
optoisolating CCT [C/MRI] when used with CCC, **fig. 9-13** **9-17**
and parts substitution 10-6---10-7
power-gap ***vs.*** signal-gap placement at siding turnouts, **fig. 19-18** 19-22, **19-23**
pulse power control with CCC 10-14
software: assign/drop block power 15-4
software: commercial dispatcher graphics 15-40
software: generating tabular graphics 15-37
Tortoise contacts for actual turnout alignment, **table 7-11** 7-21, **7-28**, 12-4
CCDL [variable, control code delay, in seconds] 25-25
CCSCP-Lite [CDROM] ***see*** Command Control Standard Communication Protocol
CCSCP.BAS CDROM\CCSCP-Lite
CCSCP-Lite Manual CDROM\CCSCP-Lite
Command Control Standard Communication Protocol CDROM\CCSCP-Lite
Digitrax CDROM\CCSCP-Lite
Easy DCC CDROM\CCSCP-Lite
NCE CDROM\CCSCP-Lite
Railcommand CDROM\CCSCP-Lite
CCT4 card
and CBC, **table 14-13** 14-28---**14-29**
connecting to I/O cards 9-5
overview 10-3
relays for use with 10-7
CDC card
centralized traffic control (CTC) systems [Chapter 22], ***see also*** **CTC** 22-1---22-32
Chapter 17 "Classic 24-Bit Digital I/O Cards (DIN and DOUT)" CDROM\User Manual Added Chapters
Chapter 18 "Adding Analog Interface Cards" CDROM\User Manual Added Chapters
Chapter 19 "Power Supplies" CDROM\User Manual Added Chapters
checklist for SMINI or SUSIC startup and/or troubleshooting 6-10
choosing a control system 13-20---13-21
CIN24 App F6---F-9
current demand/current load, **table 19-1** **19-5**
damage to input buffer 9-25
discontinued 10-3
not interchangeable with DIN 10-15
parts layout, **fig. F-5** **App F-8**
parts list, **table F-4** **App F-9**
schematic, **fig. F-4** **App F-7**
cleanup and inspection of printed circuit boards after soldering 1-23
CLEARSTICKS ***see under*** subroutines
Cls [Visual Basic statement] 16-4
CMB
built-in bias resistor for DC operation with OD 3-8
comparison of card, parts and card plus parts cost data, **table 11-1** **11-3**
connecting to I/O cards 9-4---9-5
cost estimate with APB and computer cab control, **table 14-12** **14-28**

cost estimate with CTC and computer cab control, **table 14-10** **14-26**
cost estimate with signaling and computer cab control, **table 12-11** **12-9**
overview 10-13
CMRITest_BETA_20110714 [CDROM]
code button
accept or reject requested values, **figs. 25-7, 25-8** & **25-11** **25-26**, **25-27**, **25-29**
important points 25-27
latching and counting, **figs. 25-9** & **25-10** 25-22, **25-28**, **25-28**
code execution speed
measuring with TIMER, **fig. 15-6** **15-26**
CODELT [code light variable], **table 24-6**, **fig. 25-5** & **table 25-4** **24-19, 25-20**, **25-23**
CODESND [code sound control variable], **table 24-6**, **fig 25-5** **24-19**, **25-20**
color light signal ***see also*** signal, signals, signaling
single head signal, **fig. 17-1** **17-4**
COLUMN [variable used with PRINT, or LOCATE] 15-37
combinations of 2-lead signal hookup in an 8-bit port, **table B-9** **App B-22**
combining DCC and DC operations
automotive lamp for protection 5-32
avoiding damage to booster or DC power supply 5-32
need for OD 5-32
use of "dead block" 5-32
COM port addresses for PCs, **table B-8** **App B-21**
command control
Command Control Standard Communication Protocol [CDROM in CCSCP folder]
CCSCP.BAS CDROM\CCSCP-Lite
CCSCP-Lite Manual CDROM\CCSCP-Lite
Command Control Standard Communication Protocol CDROM\CCSCP-Lite
Digitrax CDROM\CCSCP-Lite
Easy DCC CDROM\CCSCP-Lite
NCE CDROM\CCSCP-Lite
Railcommand CDROM\CCSCP-Lite
C/MRI-based signaling 18-6ff
commands [BASIC, QuickBASIC, *etc.*] , ***see*** BASIC commands
common ground wiring
and common power supply for ODs for Rail-Lynx systems 6-6
general 5-17
need for optoisolated control bus 5-17
common rail wiring
see also grounding boosters
see also wiring
and computer block control 5-16
and computer cab control 5-16
vs. direct home wiring 5-13---5-16
DCC systems using 5-16
decoders, potential damage to 5-14
defined 5-13
diode-based current sensor detectors 5-16
optoisolated control bus, **fig. 5-10** 5-16---**5-17**
and pulse-width modulation systems 6-2
twin-T detectors 5-16
and wiring DCCODs, **fig. 5-12** **5-18**
and wiring ODs with DCC systems, **fig. 5-13** **5-19**
COMMON SHARED [use with non-subscripted variables] 13-4
proper location in program 13-22
compatibility
C/MRI compatibility with CTC-80 6-4---6-5
C/MRI compatibility with DCC 5-1
C/MRI compatibility with Digitrax 5-23
C/MRI compatibility with Railcommand 6-4---6-5
C/MRI and non-JLC occupancy detectors 2-8
DCCOD and all boosters 5-24
DCCOD and all electronic circuit breakers 2-8
driving TTL and CMOS circuits 9-14
JLC product forward/back ward compatibility 10-1
making boosters compatible between brands 5-1
Rail-Lynx and all ODs 6-6
using optoisolator 9-24
COMPORT [function used to open or close a serial communications port], table B-7 15-32 4-39, 7-3, 12-9, App B-14
error with USB 4-39

setting, **tables 7-1** & **12-5** **7-1**, **12-9**
computer
changing, upgrading computers 13-2
busing structure, **fig. 1-5** **1-10**
interface, interfacing system (how it works) 1-9ff
basics 1-9
combined parallel/serial systems 1-14
parallel interfacing, **fig. 1-5** 1-9, **1-10**
serial interfacing, **fig. 1-5** **1-10**, 1-11
distributed serial systems, **fig. 1-6** 1-12, **1-13**
overview of functions/uses in model railroading 13-4
role in C/MRI (chapter 13) 13-1---13-22
selection for C/MRI 13-1, 15-2
computer block control I&A-3
see CBC
computer cab control I&A-3
see CCC
combining DC and DCC operations, **fig. 5-24** 5-30, 5-31
and common rail wiring 5-16
computer control throttle card
see CCT4 card
computerized diagnostics 16-1, 16-5---16-13
[software on applications CD] 16-6
configuration[s]
example for 4-node distributed system, **table B-4** **App B-9**
flasher load configurations, driving various: LED, incandescent, GOW 8-19
RTERM, cutting for different signal configurations, **fig. 18-5** **18-17**
signal configuration at OS sections, **fig. 22-14** **22-28**
star serial system configuration [not permitted] 4-6
system configuration [parallel ***vs.*** serial] 15-10
system configuration [single node or dual node ***vs.*** fully distributed] 14-14
configuring
DOUT32 cards for current sinking and/or -sourcing 12-15
DOUT32 optional output configurations 11-9
generic system configuration, **fig. 5-1** **5-2**
levers for varied OS sections 22-20
SMINI outputs for current sourcing, **fig. 4-6b** 19-28 4-15, **4-16**, 4-17
SMINI outputs for current-sinking, **fig. 4-6a** 4-15, **4-16**, 4-17
SUSIC/USIC-based nodes 12-1---12-3
connecting the walkaround
command control (CC, including DCC) 13-22
computer block control (CBC) 13-22
computer cab control (CCC) 13-22
manual block control (MBC) 13-21
constants, ***see individual listings***
application constants, defining 9-5
global ***vs.*** private 13-21
initializing in a subroutine, **fig. 13-13** **13-31**
primary constants [and definitions] for CTC, **table 24-7** **24-21**
traffic direction 12-36
vs. variables 2-16
continuity resting 1-24
control bus
avoid damage to 5-11---5-12
function 5-2
isolating for common rail wiring 5-16
optoisolating to use ODs with DCC 3-15, 5-10
overloading, **figs. 5-7** and **5-8** **5-12**
control code delay, **figs. 25-5 25-6** **25-20**, 25-24, **25-25**
control code scheduling 25-23
control transfer 4-40
controlled electric lock 23-8
dispatcher controlled, **fig. 23-3** **23-9**
protocol, **fig. 23-4** **23-11**
located between facing point OS sections 23-28
located between trailing point OS sections 23-31
locations of controlled electric locks, **fig. 23-17** **23-28**
lock box fabrication, **fig. 23-5** **23-13**
multiple turnouts under jurisdiction of a single CTC panel lock lever 23-20
using plug and jack with toggle, **fig. 23-18** **23-28**

subroutine, ***see*** CNTLELOCK ***under*** subroutines
SVOC, **table 7-11** **7-28**
converter cables
USB to RS232, USB to RS422/485 13-3 4-27---4-28
performance evaluation 4-28
converting a GOSUB program to use CALL statements 13-7
converting a QuickBASIC program to a Visual Basic program 16-10---16-11
cost
see also cost estimating
adding CCC to CTC system, **table 14-10b** **14-26**
assembled and tested ***vs.*** do-it-yourself 10-4
APB signaling with single SUSIC node, **table 14-6b** 14-19---14-21, **14-21**
APB signaling with two SMINI nodes, **table 14-7** **14-21**
comparative costs of implementing ABS and APB 20-1
comparing operational design characteristics, **table 14-14** 14-29---14-30, **14-30**
CTC dual node approach [SUSICs], **table 14-8C** **14-22**
CTC fully-distributed [panel SUSIC and distributed SMINIs], **table 14-9c** **14-24**
CTC signaling with dispatcher's panel [full implementation], **table 14-2** 14-14---14-16, **14-14**
CTC signaling with graphic-based system, **table 14-4b** **14-18**
CTC signaling with manually operated turnouts at passing sidings, **table 14-3b** 14-16---14-17, **14-17**
CTC signaling without dispatcher's CTC panel, **table 14-4b** **14-18**
CTC signaling without separate OS sections, **table 14-5b** **14-19**
estimate for full-fledged CTC implementation [single SUSIC node], **table 14-2** **14-15**
recommended sources and quantity discounts 10-6---10-9
using DCC with CTC system signaling, **table 14-11** **14-27**
cost estimating 1-25
avoiding inventory build-up, reduced parts cost for a single SMINI, **table 11-4** **11-8**
C/MRI system 11-1
comparison of card, parts and cards plus parts cost data, **table 11-1** **11-3**
cost of unused parts [excess inventory] 11-5
factors influencing cost estimates 11-1
finalizing cost estimates 11-9
items excluded from cost estimates 11-2
minimum order requirements 11-5
parts for a large system 11-9
parts for a single SMINI card, **table 11-2** **11-6**
parts for a small number of boards 11-5
parts for do-it-yourselfers 11-4
resistor availability and quantity pricing from recommended sources, **table 10-1** **10-8**
shopping for quantity discounts 11-7
simplifying to reduce cost 14-16---14-21
spreadsheets and database software aids 11-10
summary for purchasing a single SMINI card, **table 11-3** **11-7**
cost tradeoffs [larger layout] 12-10---12-21
basic system design using color light signals, **fig, 12-2** **12-12**
benefit of SUSIC ***vs.*** SMINI for future CTC machine [2-node a] 12-16
configuring DOUT32 cards for current sinking and/or -sourcing 12-15
cost-benefit for DOUT32 ***vs.*** SMC12 [single node a] 12-13---12-14
cost-benefit for SUSIC-based CTC 12-18
cost-benefit of added spare capacity 12-17
cost-benefit of node distribution ***vs.*** greater wiring 12-17
dividing IOMBX to save cost [2-node a] 12-16
implementing CTC panel with distributed I/O 12-17
practice cost estimate for SUSIC with color-light signals [single node a] 12-11
replace lever-type CTC with modern graphics dispatching, **table 12-23** **12-20**
RSSD cards to reduce need for DOUT32 [single node b] 12-15
separate "dispatcher's" SUSIC node with color-light signals [2-node a] 12-15
SMINI for lower cost "dispatcher's" panel, **table 12-17** [two node a] **12-16**
SUSIC and four SMINI nodes [5-node] 12-17
SUSIC-based node with color-light signals [single node a] 12-11
SUSIC-based node with searchlight signals [single node b] 12-14
cost tradeoffs [small layout] 12-3---12-10
2-lead ***vs.*** 3-lead searchlight LEDs, **table 12-8** [option 3b] **12-8**
basic system design, **fig.12-1** [option 1] **12-3**
benefit of prototype fidelity 12-6
benefit of SMINI [expansion] ***vs.*** SMC12 [cost] [option 3a] 12-6
benefit of SUSIC expandability ***vs.*** SMINI 12-7, 12-8
buy ***vs.*** build boards 12-1
CCC, added cost 12-10
CCC, additional requirements for 12-9

cost estimate for basic signaling using SMINI, **table 12-2** [option 1] **12-4**
cost estimate for signaling example using SUSIC, **table 12-2** [option 3b] **12-7**
cost estimate with signaling and CCC, **table 12-11** [option 4] **12-9**
cost-benefit of RSSD card [option 1] 12-5
cost-benefit of TEST32 card 12-4
estimated cost to avoid throwing an occupied turnout, **table 12-5** [option 2] **12-6**
for a small layout 12-3
layout size and complexity 12-1
populating/depopulating boards 12-2, 12-4, 12-7, 12-8, 12-9
simplifying cost data 12-2
SMINI cost advantage [2-lead LEDs] 12-8
specific cost data [SMINI] 12-2
SSDs required for SUSIC and 2-lead LEDs 12-8
system design cost tradeoffs for simple signaling small layout, **table 12-12** **12-10**
total and incremental costs for additions to simple signaling, **table 12-12** **12-10**
cost-benefit analysis
see cost tradeoffs [small layout]; cost tradeoffs [larger layout]
counting cards 2-25
counting I/O ports in SUSIC/USIC-based nodes 12-7
COUT24 App F-1---F-6
current demand/current load, **table 19-1** **19-5**
DIP switch tests, **table F-3** **App F-6**
discontinued 10-3
driving signals from COUT24 2-21, 10-14
OUTEST 10-15
parts layout, **fig. F-3** **App F-4**
parts list, **table F-1** **App F-5**
power test, **table F-2** **App F-6**
schematic, **fig. F-2** **App F-3**
pinout ***vs.*** DOUT 10-15
SSD for 2-lead bicolor LEDs 10-14
CRC
AC power 14-1
adding CCC to CTC system, **fig. 14-10b** 14-26---**14-27**
adding CCC to small layout, **table 12-10** and **12-11** **12-9**---12-10
card overview 10-13
combining DC and DCC operations, **fig. 5-24** 5-30---5-33, **5-31**
cost estimating, **table 11-1** 11-3
current demand/current load [5VDC], **table 19-1** **19-5**
current demand/current load [12VDC], **table 19-2** **19-5**
DC power 14-1
operating multiple trains, **fig. 5-24** 5-30---5-33, **5-31**
parts substitution 10-7
roundhouse track activation 15-5
creating specific graphic images 26-9
crimping tool 9-4
crossovers
signaling hand-controlled, **fig. 19-23** **19-32**
train orders 19-33
use of 19-33
CROSSTIME [variable used with grade crossing] 8-38
CROSSTIME, variable with TIMER 8-38
CT( ), [important point], array variable 9-14
calculating for SMINI, **figs. 9-8** & **9-9** 9-14, **9-15, 9-16**
calculating [defining] for SUSIC/USIC nodes, **table 12-3** **12-5**
description, **table B-7** **App B-14**
DIM statement requirement for SUSIC/USIC 12-5---12-7
elements to be defined when NS>0 9-16
I/O card arrangements and corresponding CT( ) array values, **table 12-4** 12-4---12-6, **12-5**
storage of CT( ) elements in SUSIC/USIC microcontrollers, **fig. 12-2** **12-6**
SUSIC, **table 12-15** 12-4, **12-9**
CTC; ***see also*** CTC panel, CTC systems, CTC machine
adding CCC to CTC system 14-26---14-27
adding maintainer call 22-18
emulating lever-type machine with monitor 15-39
end locations, **fig. 22-15** **22-31**
entering signals 22-31
implement as single node 12-19
machine 12-11, 12-19, 12-20
typical CTC machine operation scenarios 24-9

poor man's [Chapter 21] 21-1---21-24
poor man's, installation 22-30
programming [basic approach] 24-17---24-22
references 22-31
response time, **tables 24-3, 24-4** & **24-5** **24-10---24-11**
traffic locking 24-13---24-17
applied to CTC system, **fig. 24-2** **24-15**
vs. traffic locking in APB, **fig. 24-1** 24-13, **24-14**
signaling authority 22-2
systems [Chapter 22] 22-1---22-32
using DCC with CTC system signaling 14-27
CTC panel
call-on button 25-4
call-on capability, adding 22-18
code button processing 15-30
code lines 24-7
coding light sub panel, **fig. 22-7** **22-20**
coding lights and relay sound, incorporating in CTC machines 22-19
component connections, **fig. 3-13** 3-17, **3-18**
connecting occupancy detector to CTC panel LED and C'MRI input, **fig. 14-3** **14-9**
control codes 24-5
controls, **fig. 22-6** **22-15**, 22-17
controls and indications transmitted over code lines, **table 24-2** **24-8**
cost ***vs.*** graphics display, **table 12-23** **12-20**
design 22-24ff
learning from prior experience, **fig. 22-12** **22-25**
triangle symbol 25-3
dispatcher's panel, **fig. 14-2** **14-8**
displaying cab numbers 10-13
drawing [example working drawing], **fig. 25-1** **25-2**
dual-control switch motors, handling with the CTC panel 22-26
fleeting, incorporating in CTC machines 22-19
function 24-5
identifying I/O requirements for 14-7
implementing full CTC panel 12-16---12-19
indication codes 24-5
stacking 24-7
transmitting 24-7
indication lights 24-5
general rules for illumination 24-6
switch normal 24-6
switch reversed 24-6
layout
foreign rail crossings, **fig. 22-11** **22-24**
handling CTC controlled crossover, **fig. 22-8** **22-21**
handling CTC controlled double crossover, **fig. 22-9** **22-22**
handling multiple route OS sections, **fig. 22-10** **22-23**
lever configurations for varied OS sections 22-20
maintainer call features, adding 22-18
managing high density I/O [SUSIC] 10-16
mockup panels 13-6---13-8
multiple turnouts under jurisdiction of a single panel lock lever [controlled lock] 23-20
nomenclature [labels] 13-18
operation scenarios, typical 24-9
planning for 14-7
real-time loop programming a CTC panel system, **fig. 24-5** **24-24**
and resistor terminal strip [RTERM12], **fig. 9-16** **9-20**
signal modifications 27-12
station order 24-7
track model board 22-16
trackside signal code modification 27-13
and terminal strip [TERM12] 10-14
Union Switch & Signal (US&S) CTC Machine, **fig. 22-6** 22-14, **22-15**
typical lever, lamp & pushbutton arrangement for a single OS section, **fig. 3-14** **3-18**
wiring a dispatcher's CTC panel**, fig. 3-15** **3-19**
wiring for CTC panel switches and pushbuttons, **fig. 14-4** 14-7---14-10, **14-9**
wiring panel switches and signal lever LEDs, **fig. 14-5** **14-10**
working drawing [example], **fig. 25-1** **25-2**
CTC machine, ***see*** CTC panel
CTC system[s] [Chapter 22] 22-1ff

choosing system implementation 22-8
constants [primary] and definitions, **table 24-7** **24-21**
dispatching
via computer monitor and keyboard, **fig. 22-4** **22-11**
via graphics-based center, **fig. 22-3** 22-9, **22-10**
via lever-type machine [console], **fig. 22-5** **22-13**
via signal indication 22-8
example program [complete system program, Chapter 25] 25-1---25-76
fundamentals 22-8
initialization, **fig. 25-2** **25-5**
programming CTC systems [Chapter 24], ***see also under*** program, [Chapter 25] 24-1---24-24, 25-1---25-75
subroutines 24-22
Union Switch & Signal (US&S) CTC Machine, **fig. 22-6** 22-14, **22-15**
variables [primary] and definitions, **table 24-6** **24-19**
CTC territory, signs marking, **fig. 22-15** **22-31**
CTC-16
using with C/MRI 6-1
using DCCOC, **table 2-6, fig. 6-3** 2-6, **2-22**, 2-23, 4-2, **6-4**, 6-5
using OD, **fig.6-2** **6-3**
CTC-16e
using with C/MRI 6-1
using DCCOC, **table 2-6, fig. 6-3** 2-6, **2-22**, 2-23, 4-2, **6-4**, 6-5
using OD or DCCOD 6-5
CTC-80
computer interfacing 1-8
CTC-80:using OD or DCCOD 6-5
using DCCOC, **table 2-6** 2-6, **2-22**, 2-23, 4-2, 6-5
merging software with C/MRI [***see associated CDROM*** for examples] 6-6
CTCDIS.VBP, ***see associated CDROM*** 16-37
running CTCDIS.VBP 16-38
current sinking, **figs. 3-2a** & **9-3a**, ***see also*** I/O connections, current sinking **9-9** **3-3**
configuring DOUT32 cards for current sinking and/or -sourcing 12-15
configuring SMINI outputs for current-sinking, **fig. 4-6a** 4-15, **4-16**, 4-17
current-carrying capacity ***vs.*** current sourcing IC circuits 11-1
vs. current-sourcing, **fig.9-3** 9-9---**9-10**
power requirements ***vs.*** current sourcing, **fig. 3-5b** ***vs.*** **fig. 3-5c** **3-6**, 3-7
operational logic ***vs.*** current sourcing, **table 4-3** **4-17**
testing outputs with TEST32 10-10
transistors, **table 10-2** **10-8**
current sourcing, **figs. 3-2b** & **9-3b**, ***see also*** I/O connections, current sourcing **9-10** **3-3**
configuring SMINI outputs for current sourcing, **fig. 4-6b** 19-28 4-15, **4-16**, 4-17
convert on port-by port basis 12-5
driving 3-lead bi-color LEDs via RSST 10-14
driving 3-lead bi-color LEDs, **fig. 18-10** **18-25**
ODs 5-28
operational logic ***vs.*** current sinking, **table 4-3** **4-17**
remote current sourcing, **fig. 3-6b**, ***see also*** RSSD **3-9**, 9-14
SMINI design limits capacity for current sourcing 4-17
configuring SMINI outputs for current sourcing, **fig. 4-6b** 19-28 4-15, **4-16**, 4-17
testing outputs with TEST32 10-10
transistors, **table 10-2** **10-8**
DDDDD
DAC
application circuit [positive-only output], **fig. 18-3** **18-3**
application circuit [symmetrical output], **fig. 18-2** **18-2**
assembly steps 18-5---18-8
chips 18-1---18-4
IC power tests, **table 18-3** **18-8**
mounting resistors, **fig. 18-7** **18-8**
output as a function of input bits 18-3
output card 18-4---18-10
parts layout, **fig. 18-6** **18-6**
parts list, **table 18-2** **18-7**
schematic, **fig. 18-5** **18-5**
truth table, **table 18-1** **18-3**
VOUT test program using serial interface, **fig. 18-8** **18-9**---**18-10**
daisy chain, **figs. 1-6** & **4-1** **1-13**, **4-2**
dark territory
definition 19-2
rule 99 19-2

data checking, SMINI initialization **App B-22**
data checking, SUSIC/USIC initialization **App B-23**
data transmission time, [time to transmit one data byte ***vs.*** baud rate], **table 7-4** **7-13**
Data-Link-Escape processing **App B-11**
DCC, ***see also*** command control
adding occupancy detectors, **fig. 5-4** **5-8**
avoid performance degradation 5-6
benefit of transformer-coupled occupancy detectors 5-6
benefits of transformer coupling 4-2
benefits of using DCCOD 5-10
bus wire sizes 5-7
gapping power-routing turnouts 5-7
generic overview of DCC with ODs and DCCODs 5-9
generic system configuration, **fig. 5-1** **5-2**
information source[s] 5-6
interoperability with the C/MRI 5-1
manufacturer interoperability issues 5-1
NMRA Standard 5-4
operating non-decoder equipped locomotives 5-4
product reviews 5-6
reverse-parallel diodes on undetected blocks 5-8
RRampMeter I 5-5
signal and track wiring separated, benefits 4-2
stationary decoders, ***see*** accessory decoders
stretched “0” [zero] bit 5-6
system characteristics and detector wiring 5-10
system overview 5-2 to 5-4
track feeder wire sizes 5-7
track voltage waveforms, **fig. 5-2** **5-5**
using C/MRI with 5-1
using DCC with CTC system signaling 14-27
vs. bridge rectifier with optoisolator 4-3
vs. opposed parallel diodes 4-2---4-3
DCCOD, ***see also*** occupancy detectors, OD
advantages 4-1
advantages of single module 2-18
and common rail Digitrax 5-25 5-18
and Digitrax 5-24---5-28
assembling 4-5
assembly steps 4-6---4-8
benefits with DCC 5-10
circuit operation 4-4
and common rail wiring, **fig.5-12** 2-6, 5-17---**5-18**
compared to OD 2-22
connecting occupancy detector to CTC panel LED and C'MRI input, **fig. 14-3** **14-9**
connections to ODMB, **fig.4-3** **4-8**
cost, **table 11-1** [***see*** note 7, p. 11-4] 4-5, **11-3**
current demand/current load, **table 19-2** **19-5**
and direct home wiring, **fig.5-11** 5-17---**5-18**
fabricating the transformer primary [note caution] 4-7
features 2-8
need for optoisolated control bus 3-15
overview I&A-2
parts layout, **fig. 4-2** **4-5**
parts list, **table 4-1** **4-6**
photo, **fig. 2-4** **2-7**
power supply 4-9
Rev E enhancements 4-2
schematic, (Rev E) 4-3---4-5
schematic, **fig. 4-1** **4-4**
sensitivity ***vs.*** transformer primary turns 4-9---4-10
sensitivity ***vs.*** transformer primary turns, **fig. 4-4** **4-9**
setting sensitivity 4-9
time delays [on and off] 4-1
upgrading Rev C to Rev E 4-1, 4-4
using with CTC-16-based systems, **fig. 6-3** **6-4**
using with pulse-based command control systems 4-2
winding transformer primary [precautions] 4-7
debugging SMIINI and SUSIC boards 6-16---6-27
start with simplest system, e.g. with RS232 6-19

decimal, decimal number
dividing by powers of ten, **table 8-1** **8-4**
equivalent for decimal numbers 0 through 31 (five bits 0 thru 4), **table 18-1** **18-15**
equivalent decimal value of each bit position within an 8-bit byte, **table 2-4** **2-27**
DECLARE
calling subroutines 13-2
declaring subroutines [modules], **fig. 13-11a** **13-18**
decoder damage, avoiding 5-14
decoding/encoding circuits to reduce wiring, **figs. 9-22, 9-23** and **9-24** **9-26**---**9-28**
decoding addresses for SUSIC/USIC-based nodes, cards, ports, **table 11-2** **11-5**, 11-6
defining application constants 9-6
definitions
advance of a signal 17-12
approach locking, **table 24-1** **24-5**
block, **fig. 22-13** **22-27**
block signal 17-5
cleared signal 24-1
control operator 22-23
CTC [or TCS] 22-8
dark territory 19-2
fixed signal 17-2
flash rate for wayside signals` 17-19
formats for train order forms 22-4
indication locking, **table 24-1** **24-5**
interlocking signal 17-6
maximum authorized speed 17-10
OS section, **fig. 22-13** **22-27**
primary constants used for CTC system programming, **table 24-7** **24-21**
primary variables used for CTC system programming, **table 24-6** **24-19**---**24-20**
programming variables, **table 19-3** **19-11**
rear of a signal 17-12
restricted speed 17-17, 19-2, 19-22
route locking, **table 24-1** 24-2. **24-5**
route signaling 17-21
sectional releasing 24-2
sighting distance 17-17
signal 17-2
signal indication 17-16
signal names and indications, **table 17-3** **17-16**
signal not in correspondence 17-16
speed signaling 17-21
station 19-3
superior [trains or directions] 19-3
switch “in-correspondence”/ “out-of-correspondence” 7-43
time locking, **table 24-1** 24-3, **24-5**
track circuit, **fig. 22-13** **22-27**
track section, **fig. 22-13** **22-27**
traffic locking, **table 24-1** **24-5,** 24-13
traffic stick [relative to ABS signal] 20-30
user-invoked subroutines for programming CTC, **table 24-8** **24-23**
vital circuitry 7-17
yard speed 17-10
DELAY [variable used with TIMER] 15-27
delay, ***see also*** TIMERCNT
activity delay subroutine, **fig. 15-7** 15-28, **15-29**
adding in real-time loop 15-27
constant [USIC variable, DL], ***see also*** DL 7-6
control code delay, **fig. 25-6** **25-25**
looptime unchanged 15-28
multiple asynchronous time delays [TIMERCNT subroutine], **fig. 25-32** **25-72**
setting multiple delays 15-28
software time delay 7-39
TIMERCNT, **fig. 15-7** 15-28, **15-29**
delay time added between bytes by DL, **table 7-5** **7-14**
dialog box for selecting PC com port and baud rate, **fig. 16-11** **16-29**
dialog boxes, creating and using [Visual Basic] 16-26---16-33
digital
32-bit I/O cards [User’s Manual, Chapter 11] 11-1---11-18
32-bit output cards, ***see*** DOUT 11-1---11-18
to analog converter chips 18-1---18-4

digital command control, ***see*** DCC
digital-to-analog converter, ***see*** DAC
Digitrax, ***see also*** occupancy detectors
Command Center Standard Communication Protocol-Lite [CDROM\CCSCP-Lite]
current-sourcing ODs 5-28
direct driving LED on OD 5-28
LocoBuffer II, using with C/MRI 1-9, 5-23
LocoNet, using with C/MRI 1-9, 5-23
modifying OD for C/MRI compatibility 5-29
optoisolating OD 5-29
special requirements when using with C/MRI 5-22, 5-23
using DCCOD, **fig.5-17** **5-24**
DIM [dimension statement] 7-3, 13-4
error [DIM not deleted when DIM SHARED is used] 13-4
error [subscript out of range] 12-11
overdimensioning 12-11
proper location in program 13-22
suggested values for DIM statements with IB( ), OB( ) and TB( ) 12-9
DIM SHARED [use with subscripted variables] 13-4
proper location in program 13-22
DIN [classic 24-bit] App F-6---F-9
address decoding 17-1
assembly steps 17-10---17-13
current demand/current load, **table 19-1** **19-5**
DIP switch tests, **table 17-5** **17-16**
IC power tests, **table 17-6** **17-16**
in case of difficulty 17-15---17-16
optional input filtering 17-10
parts layout, **fig. 17-7** **17-11**
parts list, **table 17-2** [mislabeled as table 6-2] **17-12**
schematic, **fig. 17-6** **17-9**
DIN32
assembly steps 11-15---11-18
cost, **table 11-1** **11-3**
current demand/current load, **table 19-1** **19-5**
DIP switch tests, **table 6-10** **6-26**
IC power tests, **table 6-11** **6-26**
operation explained 11-13
optional input filtering 11-13
overview 10-10
parts layout, **fig. 11-6** **11-16**
parts list, **table 11-5** **11-17**
photo, **figs. 1-2** & **1-3** **1-6**
power down when removing or replacing 6-15
pushbutton inputs 9-32
removing or replacing [power down] 6-15
schematic, **fig. 11—5** **11-14**
diode-based current sensor
modifying for use with common rail DCC 5-16
optoisolator for common signal/logic ground 5-16
diode matrix
hardware diode matrix, **fig. 9-18c** **9-22**
software diode matrix for turnout control, **fig. 7-28** **7-45**
software diode matrix example, **fig. 7-27** **7-45**
software diode matrix for turnout alignment, **figs. 2-9** & **7-28** **7-45** I&A-3, **2-8**, 2-9
using software diode matrix 7-44
diode orientation/polarity 9-27
diode surge suppression, **figs. 3-5c** & **9-15** **3-5**, **9-27**
DIP switches
COUT24, testing, **table F-3** **App F-6**
DOUT and DIN, **table 17-5** **17-16**
DOUT32 and DIN32, **table 6-10** **6-26**
insertion 1-18
labeling 1-18
orientation 2-23
revised counting sequence 2-26
setting for card addresses, **fig. 2-16** 2-26, **2-27**
SMINI and SUSIC, **table 6-8** **6-22**
direction of traffic [DOTnn] 12-36
direction of traffic constants 12-36

direction of traffic indication lamps [LEDs], **fig. 14-6** **14-16**
direction of travel graphics, **fig. 26-5** **26-12**
direction sensing [APB], **fig. 20-2** **20-5**
disable reading C/MRI inputs 26-15
dispatcher graphics [display] ***see also*** Visual Basic, VB6.0
adding zoom-in capability 27-14
additional enhancements 27-21
drawing modifications 27-7
adding image boxes for mouse control 27-8
changing to direct turnout control 27-8
reducing panel signals and signal heads 27-7
programming
overview 27-3
key areas 27-7
simplified B/W rendition, **fig. 27-1** **27-4**
dispatcher simulators [C/M4RI real-time] I&A-3
dispatching centers, emulating modern [Chapter 27] 27-1---27-23
dispatching trains, ***see also*** dispatching, under CTC systems
centralized traffic control [chapter 22] 22-1---22-32
combining multiple dispatching methods 22-7
direct traffic control [DTC] 22-2, 22-6---22-7
using graphics and mouse 27-1
screen graphics software modification 27-9
simulation games 27-2---27-3
timetable and train order 22-1
time table and train order operations, implementing 18-46
track warrant control [TWC] 22-2, 22-5
example track warrant, **fig. 22-2** **22-6**
reference for modelers 22-5
trains 22-1
display generation, ***see*** graphics display
displaying forms
Visual Basic 16-6
distributed serial nodes [systems], **figs. 1-4** & **4-1** 1-4, 1-7, **1-13**, **4-2**
application examples [User's Manual, Chapter 14] 14-1---14-27
four-node example application 14-6---14-16
application example [program], **fig. 14-5** **14- 11**---**14-15**
multi-node setup for controlling signals and turnouts, **fig. 14-6** **14-7**
simplified dispatcher's panel, **fig. 14-4** 14-6ff, **14-8**
calculating output variables from input variables [important point] 14-1
example configuration, **table 4-1** **14-3**
example programming statements, **fig.14-2** **14-4**---**14-5**
program flow for distributed serial systems, **fig. 14-1** 14-1---**14-2**
program using multiple modules, **fig 14-7** **14-18**---**14-25**
software setup procedure 14-3---14-6
C/MRI system capacity 16-4
minimal wiring 16-4
node placement 1-15
numbering nodes 2-26
serial-parallel combinations 1-7, 1-14
divide, division
binary, by powers of two, **table 8-2** **8-4**
decimal, by powers of ten, **table 8-1** **8-4**
integer divide, **tables 8-1** & **8-2** 8-4
regular [real number] divide, **table 8-1** 8-4
DL [USIC transmission delay variable], **tables 7-1, 12-5 & B-7** **7-1**, **12-9, App B-14**
added delay time between bytes, **table 7-5** **7-14**
USIC transmission delay ***vs.*** baud rate 7-12, 7-13
DLE [Data-Link-Escape] Processing App B-2, B-11
DoEvents [Visual Basic statement] 15-13---15-14, 16-5
DOS
automatic boot to DOS 5-6
availability 5-4
avoid system problems 5-9
cold boot to DOS from boot disk 5-6
cold boot to DOS from startup menu 5-6
creating a DOS boot disk, **table 5-1** **5-8**
evolution 5-2
implementing on a windows-based computer 5-5
mouse support 15-2

operating from a DOS window 5-5
task management, compared to windows 5-3
usage and availability, **table 15-1** **15-2**
USB support 15-2
warm boot to DOS 5-5
DOS Pro 2000 5-4
DOTnn [DOT1, DOT2, DOT3,…; direction of traffic] 12-36
DOTEST
assembly steps 17-13---17-15
parts layout, **fig. 17-8** **17-13**
parts list, **table 17-3** **17-14**
test panel artwork, **fig. 17-10** **17-15**
DOUT [classic 24-bit]
address decoding 17-1
assembly steps 17-5---17-9
current demand/current load, **table 19-1** **19-5**
current-sinking, **fig. 17-2b** **17-3**---17-5
current-sourcing, **fig. 17-2a** **17-3**---17-5
DIP switch test, **table 17-5** 17-16
driving heavier loads 17-4
IC power test, **table 17-4** **17-16**
important point [changed transistor recommendation] 17-6
in case of difficulty 17-16
installing transistors, **fig. 17-5** **17-8**
limit total current draw to avoid damage 17-5
optional configurations 17-3---17-5
parts layout, **fig. 17-4** **17-6**
parts list, **table 17-1** **17-7**
schematic, **fig. 17-1** **17-2**
DOUT32 11-7---11-13
assembly steps 11-9---11-13
cost, **table 11-1** **11-3**
current demand/current load, **table 19-1** **19-5**
DIP switch tests, **table 6-10** **6-26**
function[ing] 11-8
IC power tests, **table 6-11** **6-26**
operation explained 11-8
optional output configurations 11-9
overview 10-10
parts layout, **fig. 11-4** **11-10**
parts list, **table 11-4** **11-11**
photo, **figs. 1-2** & **1-3** **1-6**
power down when removing or replacing 6-15
removing or replacing [power down] 6-15
schematic, **fig. 11-3** **11-7**
driving
2- and 3-color signals 18-12
2-lead bicolor searchlight signal LEDs with SMINI, ***see also*** SSD 9-14
2-lead bicolor searchlight signal LEDs with SUSIC/ISCIC, ***see also*** SSD 12-22
ac loads using a relay, **fig. 9-9** **9-14**
B&O-type signals 18-18---8-21
color light signals 18-13
color position signals, **figs. 18-6** & **18-7** **18-18**, **18-19**
common anode and common cathode connected signal LEDs, **fig. 18-2** **18-11**
current/voltage demanding loads using the BST12 card, **fig. 9-14** **9-18**
different voltage loads on the same output line, **fig. 9-12** **9-16**
Digitrax occupancy detector, **fig. 5-22** **5-28**
electronic cards or devices from C/MRI outputs 9-17
electronic cards/devices directly from C/MRI 9-17
fast time clock 15-26 I&A-3
flasher load configurations, LED, incandescent, GOW 8-19
flashers 15-26
lamps directly from C/MRI outputs, **fig. 9-4** 9-10, **9-11**
LED on OD 5-28
LEDs directly from C/MRI outputs, **fig. 9-5** **9-11**
multiple load types using same output line, **fig. 9-11** 9-15---**9-16**
position signals, **fig. 18-6** **18-18**
PRR-type signals 18-21---18-24
relays directly from C/MRI outputs, **fig. 9-8** **9-13**
searchlight signals 18-24---18-44 3-7

directly with SMINI, **fig. 18-17** **18-34**
using fiber optic cable 18-44
using tri-color vane, **fig. 18-23** **18-43**
with 2-lead bi-color LEDs, **fig. 3-7** 18-33 3-9---**3-10**
with 3-lead bi-color LEDs, **figs. 3-6a, 3-6b** & **18-10** 18-24, **18-25** 3-8, **3-9**
with one [incandescent] lamp and a moveable colored vane, **fig. 18-23** **18-43**
with RSSD, **fig. 18-12** 18-28, **18-29**
with RSST, **fig. 18-14** **18-31**
with SSD card, **fig. 18-18** **18-35**
semaphore signals, **fig. 18-24** [mis-numbered as 18-23] 18-44, **18-45**
stall motors 7-12
switch motors; ***see*** turnout control
Switch Tender (Micro Mark) 7-12, 7-13
Switchmaster 7-12, 7-13
Torquemaster (TA Studios) 7-12, 7-13
Tortoise (Circuitron) , **fig. 14-7** 7-12, 7-13, 7-16, **14-7**
track diagram graphics, **fig. 16-19** **16-39**, **16-40**, 16-41
TTL and CMOS circuits, **fig. 9-10** **9-14**
twin-coil switch machines 7-1, 7-3
yellow [two-lead] 3-11, 9-17
dual monitor display [Visual Basic 6] 27-19
dynamic
graphic display, ***see also*** graphics display 12-11
track diagram displays 16-37---16-42
track diagram, **fig. 26-1** **26-2**
Dynatrol
using with C/MRI 6-5
EEEEE
E [east], as in EBK(n), EX(n), EXA(n), *etc.,* ***see*** **fig. 8-25** 8-24-8-27
EasyDCC 1-9
Command Center Standard Communication Protocol-Lite [CDROM\CCSCP-Lite]
EBD 12-38
electric locks in CTC signaled territory 23-2
automatic electric lock 23-3
controlled electric lock 23-8
controlled electric locking using plug and jack with toggle, **fig. 23-18** **23-28**
fabrication of a lock box, **fig. 23-5** **23-13**
fascia plate for simplified electric lock using plug and jack with toggle, **fig. 23-10** **23-20**
I/O requirements for a lock box, **table 23-2** **23-15**
panel symbols [automatic and dispatcher-controlled] 25-3
programming automatic electric locks 23-23
simplified automatic lock using plug and jack with toggle, **fig. 23-12** **23-21**
simplified controlled lock using plug and jack only, **fig. 23-13** **23-22**
simplified controlled lock using plug and jack with toggle, **fig. 23-9** 23-18, **23-19**
simplified controlled lock using key switch with toggle [fascia panel], **fig. 23-7** **23-16**
wiring diagram for interfacing a lock box, **fig. 23-6** **23-15**
wiring diagram for “Mike Burgett” electric lock, **fig. 23-8** **23-17**
electrical safety 9-14
electronics overview [CDROM\SVOS and Electronics Overview]
electronic circuit breakers 5-21
avoid malfunction 9-9
compatibility with DCCOD 2-8
phasing [polarity] between track sections 5-22
ENDTIME# [variable used with TIMER] 8-38
ENGNUM [keyboard input variable, engine number] 15-32
error codes 10-3
blink modes for green status LED classic USIC, **table 6-4** **6-9**
blink modes for green SMINI/SUSIC/USIC status LEDs, **table 6-3** 6-6. **6-7**
C/MRI on before computer power up 6-8
SMINI LEDs 4-9
error [initialization error] flag 13-5
error messages
COMPORT must be 1, 2, 3 or 4 4-39
INPUT TRIES EXCEEDED 26-16
label outside module 13-24
ordering between globalization and initialization statements 13-22
OUT OF MEMORY 13-33
OVERRUN ERROR 7-13, 7-14, 12-15, 15-15
preventing by commenting out 26-9, 26-16

railroad inputs on and railroad not connected 26-3
SUBSCRIPT OUT OF RANGE 2-13, 9-9, 12-11
testing for out-of-range errors 25-26, 25-69
VB requirements 16-4
wraparound test, **fig. 7-4** 6-15, **7-11**
estimating
see cost estimating
see booster: requirement, estimating 11-1
expanded I/O motherboard, ***see*** IOMBX
FFFFF
fascia panel
dual turnout control with dual toggles, **fig. 7-16** **7-31**
dual turnout control with key switch and toggle, **fig. 7-17** **7-32**
local panel serving "multiple-types" of hand operated switches, **fig. 23-11** **23-20**
prototype operation [toggles, padlocking, track diagram and uncoupler, **fig. 7-20** **7-34**
simplified electric lock with key switch and toggle, **fig. 23-7** **23-16**
simplified electric lock with plug and jack with toggle, **fig. 23-10** **23-20**
FASTCLKRAT [variable used with TIMER] 8-38
FCNT [sets flash counter for flashing aspects] 19-16
Federal Railroad Administration (FRA)
protection of spur turnouts in signaled territory 23-1
standards for grade crossings 8-2, 8-3
filter
input line 4-17ff
noise suppression 9-31
ripple 9-30
software filtering 4-19
spike
crossing booster section boundaries 5-12
"despiking" capacitors in C/MRI circuit boards 3-15, 9-31
PGCC filter 8-9
time constant 4-18
FMAX, [sets flash hold time or duration] 19-16
flag [programming device], **fig. 13-13** **13-31**
FLASH, [start, stop flashing] 19-16
flow chart, ***see*** program flow
forward slash [/] 8-4
FSnnnn [traffic stick] 20-27
full duplex serial interface standard 4-1
functions [BASIC, QuickBASIC, Visual Basic, *etc.*] ***see individual listings ,****e.g.* COMPORT, TIMER, etc.
functional diagram
convert to schematic, **fig. 8-5** 8-6---**8-8**
PGCC functions, **fig. 8-2** **8-4**
GGGGG
global variables 13-3
COMMON SHARED 13-4
defining in one central place 13-29
DIM SHARED 13-4
important points 13-7, 13-9
point of insertion in program 13-9
vs. private 13-7, 13-21
properly defined as global ***vs.*** private 13-22
required by CALL versions of serial protocol routines
abbreviated version, **fig. 13-4** **13-6**
full version, **fig. 13-3**, ***see associated CDROM*** file FIG13-3.BAS **13-6**
value retained 13-32
globalizing constants and variables
[the] case for globalizing core constants and variables 13-21
example, **fig. 13-11a** **13-18**
GOSUB program conversion to use CALL statements 13-7
GOSUB statements 12-11, 19-11
vs. CALL. 2-20---2-21, 13-1
disadvantage compared to CALL statements 13-1
effect on program execution time 9-31---9-32
example [for ABS listing], **fig. 19-7** **19-11**
GOSUB INIT 7-4
GOSUB INPUTS 7-4
and IB( ) array elements 12-8
and unpacking operations 12-8

GOSUB OUTPUTS 7-4
and OB( ) array elements 12-8
grade crossing, ***see also*** PGCC
blocks with multiple track circuits [occupancy detectors or grade crossings] 22-27
control applications 8-19
control applications using SCCCS 8-31
control when embedded within APB signaling, **fig. 8-16** **8-32**, 8-33
control when embedded within CTC signaling at end of siding, **fig. 8-19** **8-34**
crossing embedded within CTC OS section, **fig. 8-21** 1-6, **8-36**
crossing embedded within ABS, APB (or CTC) signaling 8-32
crossing embedded within a CTC siding, **fig. 8-17** **8-33**
crossing embedded within industrial areas 8-37
control for double track, **fig. 8-15** **8-31**
flash rate 8-2
gate starting delay 8-3
GRADEXNG.BAS [CDROM\GradeXng]
I/O requirements 14-25
multiple grade crossings using SGCCS 8-31
non-JLC grade crossing control 9-17
programming; crossing embedded within CTC OS section- using TLVs, **fig. 8-23** **8-37**
prototypical controller (PGCC) card, ***see*** PGCC 8-1
prototypical warning systems (chapter 8) 8-1---8-38
standardized control subroutine (SGCCS), ***subroutine on associated CDROM*** 8-29
resistive shunt [turnout alignment] 7-27
time locking 8-36
TIMER 15-26
timeout 15-29
using Tortoise switch motors to operate gates 8-2
GRADEXNG.BAS [CDROM\GradeXng]
graphics display ***see also*** dispatcher graphics
arrays, adjusting indices 26-13
arrays, creating 26-10
basic track display 26-9
block occupancy, **fig. 26-6** 26-16, **26-17**
simulation 26-25
test [software example in text, 26-25] 26-24
CCC implementations 15-4, 15-38
clear testing 26-26
colors, object 26-16
commercial dispatcher graphics 15-40
creating graphics interface software 26-15
creating specific images 26-9
direction of travel graphics, **fig. 26-5** **26-12**
driving [software example in text, 26-24] 26-23
full screen mode 26-7
general 5-30, 7-33,15-35
graphic-type statements 15-36
highlighting turnout graphics [software example in text, 26-21] 26-14, 26-20
interfacing with DCC 5-1
labeling graphics 26-14
modifying
adding image boxes for mouse control 27-8
changing to direct turnout control 27-8
reducing panel signals and signal heads 27-7
monitoring train route status 15-38
mouse control 26-18
moving around the screen 26-7
moving subroutines into modules 26-8
object colors 26-16
occupancy test 26-24
programming fundamentals 26-6
pushbuttons 26-13, 26-18
screen graphics software modification 27-9
setting up the screen 26-7
signal graphics, **fig. 26-4** **26-11**
driving [software example in text, 26-22---26-23] 26-22
standalone executable file 26-27
tabular displays 15-37
track diagram displays
basic track display 26-9

example program operation 26-3
program overview 26-4
generating 15-38
simplified monitor display, **fig. 26-1** **26-2**
software, ***see associated CDROM*** 26-3
turnouts and OS section graphics 26-9
typical track and turnout graphics, **fig. 26-3** **26-10**
track selection pushbuttons 27-18
turnout control toggle switches 26-20
use in checking signal logic 15-38
use in debugging 15-38
user-generated, running 16-41
using monitor 15-35
using QuickBASIC under DOS 15-36
ground[ing]
boosters
added ground bus, **fig. 5-9** **5-13**
between boosters 5-11
common ground wiring with optoisolated control bus boosters, **fig. 5-10** **5-17**
control bus not isolated 5-11---5-13
track current through control bus, **figs. 5-7 and 5-8** **5-12**
good ground, **fig. 3-12** **3-14,** 3-15, 8-29
ground bus wire sizing 5-13
occupancy detectors
common ground wiring with diode-based detectors 5-16
transformer-coupled DCCOD 5-16
surplus computer power supplies [important point] 19-10
HHHHH
handling panel signal modifications 27-12
hardware, connecting 9-1
head block, ***see under*** APB signaling 20-2
hexadecimal number system, **fig. 2-15** 2-24, **2-25**
highlighting turnout graphics 26-14
hookup combinations for 2-lead signals in 8-bit port, **table B-9** **App B-22**
hump yard control I&A-3
IIIII
I/O bytes, packing and unpacking [User's Manual, Chapter 8] 8-1---8-11
I/O cables parts list summary, **fig. 3-16** **3-20**
I/O card[s]
see also DIN32, DOUT32, IOMBX, SMINI, SUSIC
24- and 32-bit cards in separate nodes 12-3
addresses contiguous [important point] 12-2
addressing 12-3
arrangement typical for I/O cards in SUSIC node, **fig. 12-1** **12-2**
arrangements and corresponding CT( ) array values, **table 12-4** **12-5**
array elements [SUSIC/USIC] 12-4
auxiliary cards 3-1
avoid damage 11-4
baud rate and number of I/O cards 15-10
connecting railroad devices to I/O cards 13-18
connecting to I/O cards 9-4---9-5
definitions, **FIG. 12-1** **12-2**
digital 32-bit I/O cards [User's Manual, Chapter 11] 11-1---11-18
original design (CIN24 and COUT24) App F
setting addresses for, **fig. 2-16** **2-28**
true location [important point] 12-1
I/O connections, ***see also*** making I/O connections
2-aspect color-light signaling, **fig. 9-2** **9-2**
2-lead searchlight signals with SSD card for SUSIC/USCIC-based node, **fig. 12-9** **12-23**
3-aspect color-light signals ***and*** switch motor control, **fig. 12-12** **12-28**
avoid damaging C/MRI inputs 2-17, 9-25
basic I/O connections [Chapter 3] 3-1---3-22
using SMINI, **fig. 1-4** 1-7, **1-8**
configuring DOUT32 cards for current sinking and/or -sourcing 12-15
connecting input devices to C/MRI 9-20
converting +12Vdc relay coil voltage to 0-5Vdc for C/MRI inputs, **fig. 9-21** **9-24**
current sinking, **fig. 9-3** **9-9**
current sourcing, **fig. 9-3** **9-9**
decoding for numeric (seven segment) display, **fig. 9-23** **9-26**
determining LED polarity, **fig. 9-7** **9-13**

distributing with multiple nodes, **fig. 16-1** **16-4**
encoding inputs 9-27---9-30
example, using SMINI, **fig. 9-15** 9-26, **9-27**
making basic I/O connections [Chapter 3] 3-1---3-22
making general input connections to C/MRI, **fig. 9-17** **9-20**
making physical I/O connections, **figs. 3-16**& **9-1** **9-2** **3-20**
multiplexing inputs 9-28---9-29
planning [important point] 9-21
position light signals [parallel-wired], **fig. 18-7** **18-19**
position light signals [series-wired], **fig. 18-6** **18-18**
selecting current limiting resistors for LEDs, **fig. 9-6** **9-12**
simplified wiring: decoding output, **fig. 9-22** **9-26**
summary of SVOS I/O [seven SUSIC nodes], **table 15-17** **15-18**
for turnout control and 3-aspect color-light signaling, **fig. 9-13** **9-22**
using optoisolators for special C/MRI inputs, **fig. 9-20** 9-23---**9-24**
using optoisolators for special output situations, **fig. 9-13** **9-17**
wiring I/O connectors 3-20
I/O handling 8-1
I/O requirements
adding CBC to APB signal system, **table 14-12A** **14-29**
adding CCC to APB signal system, **table 14-12A** **14-28**
adding CCC to CTC system, **table 14-10A** **14-26**
adding dual control switch motors at passing sidings, **table 12-6** **12-6**
avoid throwing an occupied turnout, **table 12-1** **12-5**
basic system, **table 12-1** **12-4**
CBC with APB, **table 14-13a** **14-28**---14-29
CCC with APB, **table 14-12a** 14-27---**14-28**
CCC and CTC, **table 14-10a** **14-26**---14-27
CCC and signaling, **table12-10** **12-9**
CTC machine, **table 12-20** **12-18**
CTC programming example [single SUSIC node], **table 25-3A** **25-13**
CTC programming example [2 SMINI nodes], **table 25-3B** **25-13**
CTC panel node [two SUSIC nodes], **table 14-8A** **14-22**
CTC railroad node [two SUSIC nodes], **table 14-8B** **14-22**
CTC, complete, lever type [single SUSIC], **table 14-1** 14-14---14-16, **14-14**
CTC, dual node approach [SUSICs], **tables 14-8A and 14-8B** **14-22**
CTC, fully-distributed approach [panel SUSIC and distributed SMINIs], **table 14-9** **14-24**
defining 14-3---14-6
examples [Sunset Valley Oregon System], **table 13-1** **13-17**, 15-17
exercise for readers 12-11
lock box I/O requirements, **table 23-2** **23-15**
managing high density I/O [SUSIC ***vs.*** SMINI] 10-10
signaling ABS trackage , **fig. 19-19** **19-24**
SUSIC [separate "dispatcher's"] with color-light signals, **table 12-15** [2-node] **12-15**
SUSIC with color-light signals, **table 12-13** **12-13**
SUSIC with searchlight signals, **table 12-14** **12-14**
using one LED per signal aspect 12-8
I/O tables [I/O worksheets], **figs. 9-3** & **9-4** 9-1---9-5, **9-3, 9-4**
general interface example, **fig. 9-16** **9-28**
programming example for ABS, **table 19-2** **19-10**
programming example for ABS single track with sidings, **table 19-4** **19-25**
special worksheets for CIN24 and COUT24, **figure F-6** **App F-10**
worksheets for searchlight signal example using SMINI, **tables 21-1 & B-7** **21-4** **App B-14**
IB( ) [USIC/SUSIC/SMINI variable; array for input bytes], **table 7-1** **7-1**, 12-7
DIM statement requirement for SUSIC/USIC 12-7
and GOSUB INPUTS 12-8
IBEC 1-7
BK1 bracket 10-5
driver IC for logic output 9-30
I/O speed 15-11
IOMB 10-10
overview 10-11, 13-10
photo, **fig. 1-3** **1-6**
IC power tests
RS485 conversion card, **table 6-9** **6-24**
DIN , **table 17-6** **17-16**
DOUT, **table 17- 4** **17-16**
DOUT32 and DIN32, **table 6-11** **6-26**
SMINI, **table 6-6** **6-21**
ADC, **table 18-6** **18-18**

DAC, **table 18-3** **18-8**
DIN24, **table 17-6** **17-16**
DIN32, **table 6-11** **6-26**
DOUT24, **table 17-4** **17-16**
DOUT32, **table 6-11** **6-26**
RS232/422conversion card, **table G-3** **App G-8**
RS485, **table 6-9** **6-24**
SMINI, **table 6-6** **6-21**
SUSIC, **table 6-7** **6-21**
USIC, **table G-2** **App G-6**
ICs
555 timer 7-3
74147 IC, 10-bit-to-4-line encoder 9-28
74148 IC, 8-bit priority encoder, **fig. 9-24**, 8-bit-to-3-line encoder 9-27---**9-28**
74150 IC, single 16-line to 1-line data selector/multiplexer 9-28
74152 IC, single 8-line to 1-line data selector/multiplexer 9-28
74153 IC, dual 4-line to 1-line data selector/multiplexer 9-28
74154 IC, 1-of-16 data distributor 9-26---9-27
74157 IC, quad 2-line to 1-line data selector/multiplexer 9-28
7442 IC, 1-of-10 data distributor 9-26---9-27
7447 IC, BCD to 7-segment numeric display 9-27
74LS04, hex inverting-buffer IC, used in DIN 24 9-25
74LS540 IC, octal inverting-buffer, used in 32-bit input card, DIN 32 and SMINI 9-25
8255 I/O chip, **fig. F-1** App F-1, **F-2**
AND gate truth table, **fig. 8-4** **8-6**
AND gate, **fig. 8-4** **8-6**
building blocks, **fig. 8-4** **8-6**
DAC0800LCN, digital to analog converter 18-1---18-2
DAC0808LCN, digital to analog converter 18-1---18-2
gates, inverters and op-amp switches 8-6
inserting and removing, **fig. 1-7** 3-5 **1-18**
inverter, **fig. 8-4** **8-6**
inverter truth table, **fig. 8-4** **8-6**
logic gates, **fig. 8-4** **8-6**
NAND gate as inverter 8-7
NAND gate truth table, **fig. 8-4** **8-6**
NAND gate, **fig. 8-4** **8-6**
NOR gate truth table, **fig. 8-4** **8-6**
NOR gate, **fig. 8-4** **8-6**
op-amp off delay timer switch, ***see*** U1A in **fig. 8-5** **8-8**, 8-9
op-amp on delay timer switch, ***see*** U1D in **fig. 8-5** **8-8**, 8-9
op-amp performance curve, **fig. 18-4** **18-4**
op-amp switch truth table, **fig. 8-4** **8-6**
op-amp switch, **fig. 8-4** **8-6**, 8-7
OR gate truth table, **fig. 8-4** **8-6**
OR gate, **fig. 8-4** **8-6**
power down when removing or replacing 6-15
price variation ***vs.*** source 10-8
removing or replacing [power down] 6-15
XOR gate truth table, **fig. 8-4** **8-6**
XOR gate, **fig. 8-4** **8-6**
important points, ***see also*** precautions
3-lead searchlights, drive on port-by-port basis 12-4
ABS
occupancy of passing siding turnouts must activate the detector in the block adjacent to the siding 19-23
passing siding turnouts are hand-operated, sidings not circuited 19-20
signals always permissive 20-3
APB
absolute and permissive signals both used 20-3
absolute red cannot be passed without specific dispatcher authorization 20-3
approach lighting not for head block 20-31
APB ***vs.*** CTC traffic locking 24-14
occupancy of passing siding turnouts must activate the detector in the block adjacent to the siding 19-23
addresses must be contiguous in serial-based systems 12-2
approach lighting program statements after aspect calculation as if lit 19-18
Basic programming languages best run under DOS 5-4
baud rate 15-23
baud rate, lowest rejects most electrical noise 15-16

C/MRI program statements
computer language, almost any works with C/MRI 15-3 2-11
generally identical for QuickBASIC, Visual Basic, *etc.* 19-15
generally identical for SMINI or SUSIC 19-15
updating 2-22
computer
faster one decreases internal processing time, not serial I/O 15-11
replacement without change to C/MRI cards 13-3
speed most important for graphics & mouse/monitor 15-23
connector contact springs, keep clear of obstruction 9-1
cost reduction by combining spares from other SUSIC nodes 14-23
cost-efficient utilization of I/O by centralizing 14-23
CTC ***vs.*** APB traffic locking 24-14
crimping 9-1
DCCOD
detection of a single car 2-15
diode-based OD wiring considerations 5-15
to be placed between circuit breaker and track 5-22
transformer coupling able to work with common rail or direct home wiring 5-15
vs. OD ***and*** track ground ***vs.*** signal logic ground 3-14
works with any DCC system 5-9
DIP switch changes after power-up [SUSIC and SMINI] 6-10
DIP switch labeling 1-18
DOUT [changes transistor recommendation] 17-6
double stick [crossing], EB nullifies WB approach and *vice versa* 8-24
electric locks required on all mainline spurs in CTC signaled territory 23-2
global variables, point of insertion in program 13-9
global ***vs.*** private variables 13-7
grounding surplus computer power supplies 19-10
grounds, keep C/MRI and DCC separate, **table 9-5** 3-14, **9-7**
I/O card true location 12-1
INFILTER adjustment for proper functioning of wraparound test 6-16
input voltages not to exceed + 5 VDC 3-2
internal processing time effect on system response reduced by faster computers 15-21
IOMBX card direction [very important] 11-4
MBC [manual block control] least desirable 13-20
OD [other than DCCOD] may require additional wiring for various DCC systems 5-9
sensitivity adjustment needed 2-15
will work with DCC [wiring can be more complex] 5-9
parallel is five times faster than serial, both acceptable 15-11
power supply voltage decay after shutdown [SMINI & SUSIC not reset to idle] 6-11
private variables re-initialized to zero except when subroutine is STATIC 13-32
processing speed of Visual Basic 10-fold slower than QuickBASIC 15-21
processor speed ***vs.*** program internal processing time 15-22
program statements [use a few] 2-15, 2-1
railroad signals ***vs.*** traffic lights 17-2
removing/replacing ICs, DIN32, DOUT32 and SMINIs [power off] 6-15
response time more dependent on serial I/O than internal processing speed 15-21
RS485 half duplex standard will not work with C/MRI 4-28
signal[s]
ABS and APB signals do not provide authority; they only restrict movement. 19-22
aspect
flashing always “less restricting” than continuous or dark. 17-23
most restrictive basic ABS signal possible is “stop and proceed.” 17-16, 20-3
APB red requires stop until authorized to pass 20-3
head blocks do not employ traffic sticks 20-4
highest mounted LED in bit position zero 18-13
terminology [multiple terms can be applied to a given signal] 17-9
single stick [crossing] setting nullifies activation by both approach sections 8-24
SMC and SMC12 maximum current 7-13
SMINI & SUSIC not reset to idle when power supply is cycled off-on 6-11
speed restrictions apply to the entire train passing through restricted zone 17-11
SSD essential when using 2-lead bi-color LEDs without the SMINI, or other driver 18-38
stall motors [some brands] may draw too much current for SMC or SMC12 7-13
switch “in-correspondence”/ “out-of-correspondence” 7-43
switch lever request: correspondence, definition 7-43
Switch Tender and Torquemaster motors require DPDT relay 7-13
TEST32 assembly 6-3
variables, global ***vs.*** private 13-7
updating existing C/MRI programs [check associated CDROM for subroutine 2-22

updates]
Visual Basic executable code- location 16-5
Visual Basic executable code- required beginning and ending statements 16-5
voltage drop in both feeder wires 9-7
wraparound test [adjusting parameters for proper function] 6-16
XOR required with current-sourced SMINI, DOUT32 or remote transistors 9-13
in case of difficulty
basic programming examples 7-10---7-14
DIN 17- 15---17-16
DOUT 17- 15---17-16
modular programming 13-32---13-33
SMINI and SUSIC operation 6-16---6-27
SUSIC/USIC application examples 12-15---12-16
visual basic programming examples 16-17
INBYTE [input byte read in by RXBYTE subroutine], **table B-7** **App B-14**
indication locking, **table 24-1** 24-2---**24-5**
INFILTER [USTPQB/USTPVB parameter] adjustment for proper wraparound test 6-16
INIT [serial protocol subroutine; initializes a serial node] ***see associated CDROM*** 13-5, **App B-13**, C-6
file SPSQB.BAS ***or*** SPSVB.BAS, **table B-6**
QuickBasic CALL version**, fig. B-5** **App B-15**---**B19**
self-documentation App B-20
Visual Basic App C-6
INITERR [initialization error flag], **table B-7** **App B-14**
initialization, initialize, initializing, ***see also under*** software
APB signals program initialization (QuickBASIC) 20-25
color light program initialization (VB) 21-22
constants and variables [for specific programs]
3-color signaling using SMINI, **fig. 21-2** **21-6**
ABS double track with crossovers, **fig. 19-24** **19-34**
ABS single track with sidings. **fig. 19-20** **19-26**
ABS with CALL statement and SMINI, **fig. 19-8** **19-13**
ABS with SMINI, **fig. 19-7** **19-11**
ABS with Visual Basic, **fig. 19-9** **19-14**
altering processing speed 15-27
APB program flow chart, **fig. 20-6** **20-19**
APB with 2-lead searchlight signals and SMINI, **fig. 20-7** **20-21**
APB with 2-lead searchlight signals and SUSIC 20-37
APB with 3-lead searchlight signals and SMINI 20-37
block signals with flashing aspects, **fig. 19-11** **19-16**
flashing signal aspects, **fig 18-11** **18-28**
main program module for CTC programming, **fig. 25-2** **25-5**
in a subroutine, **fig. 13-13** **13-31**
measuring reap-time loop response with an LED, **fig. 15-4** **15-24**
message for nodes, checking App B-9
message to C/MRI node, transmitting App B-25
printing traffic ticket, **fig. 8-24** **8-38**
screen in VB5 or VB6 26-8
single track grade crossing, **fig. 8-8** **8-21**
SMINI, in **fig. 25-3** **25-16**
SMINI, unique initialization data checking App B-22
SUSIC, in **fig. 25-3** **25-16**
SUSIC/USIC, unique initialization data checking App B-23
switch motors driven from SMINI [CTC example], **fig. 25-3** **25-15**
switch, lock and signal lever indication lights 25-14
transmitting initialization message to C/MRI node App B-25
turnout constants, **fig. 7-19** 7-11, **7-31**
turnout control constants [CTC example], **fig. 7-24** **7-38**
turnout dual [prototypical] control, **fig. 7-25** **7-40**
turnout and signal control, **fig. 13-11a** **13-18**---**13-21**
turnout, preventing alignment under trains, **figs. 2-10** & **7-29** **7-46** **2-9**
using INPUT statements, **fig. 15-8** **15-32**
using TIMER to measure program response time, **fig. 15-5** **15-25**
VB program for color-light signaling using SUSIC, **fig. 21-6** **21-17**
count variable, **fig. 15-3** **15-23**
CTC system [software], **fig. 25-2** **25-5**
error [initialization error] flag 13-5
general message format, **table B-1** **App B-6**, B-6 ff
INITERR [initialization error flag], **table B-7** **App B-14**
keyboard entry 15-32
maintainer call 25-14

messages [example], **table B-5** **App B-10**
node[s] [i.e., USIC, SUSIC or SMINI], **table 2-2** 2-21
ordering between globalization and initialization statements 13-22
READIN 26-16
sequence 19-27
SUSIC/USIC-based nodes 12-3
system initialization, general 20-25
system initialization, CTC 25-5
TUMMAX 20-33
turnout constants, **fig. 7-19** 7-11, **7-33**
variables [in general] 12-37
VB6 15-9
INITRR [used defined module/subroutine], **tables 14-2** & **24- 8** **24-23** **14-17**
INKEY$
using QuickBASIC function, **fig. 15-9** **15-33**---**15-34**
INPUT [QuickBASIC statement], **fig. 15-8**] **15-32** 15-10
INPUTS [serial protocol subroutine; reads input bytes IB(1) to IB(NI)] 13-5, **App B-13**, B-26,
see associated CDROM file SPSQB.BAS ***or*** SPSVB.BAS, **table B-6** C-8
input buffers, avoid damage 2-17, 9-25 3-2
input line filter 4-9, 4-17
capacitor selection and filter time constant, **table 4-4** **4-19**
cut-off frequency 4-18
design considerations 4-18
PGCC 8-9
filter time constant 4-18
input line filtering 4-17---4-19
input lines, reducing the number needed with diodes, **fig. 9-15** **9-27**
input voltages 3-2
inputting [QuickBASIC ***vs.*** Visual Basic 15-10
integer divide, integer division, **table 8-1** **8-4**
integrated circuit, ***see*** IC
interlocking functions [protocols] 24-1---24-5
interlocking functions and protection, **table 24-1** **24-5**
interlocking plants, ***see under*** signal systems, interlocking plants I&A-3
internal program processing time, ***see*** software processing time
interrupt transfers 4-40
INTRIES [number of input tries counter], **table B-7** **App B-14**
IOMB
deactivating external hardware, **fig. 17-3** **17-4**
OD outputs referenced to IOMB ground, **fig. 5-21** **5-27**---5-28
overview 10-11
photo, **fig. 1-3** **1-6**
vs. IOMBX 11-1
IOMBX 11-1
assembly steps 11-3
card testing before assembly 11-3
connecting [chaining] IOMBX boards together 11-3, 12-3
cost, **table 11-1** **11-3**
deactivating external hardware, **fig. 17-3** **17-4**
documenting and labeling card direction [very important] 11-4
vs. IOMB 11-1
overview 10-11
parts layout, **fig. 11-1** **11-2**
parts list, **table 11-1** **11-3**
photo, **fig. 1-2** **1-6**
isochronous transfer 4-40
interface schematic for general I/O example, **fig. 9-15** **9-27**
JJJJJ
JAVA 2-12
KKKKK
keyboard entry 15-31---15-35
inside real-time loop 15-33---15-35
outside real-time loop 15-32---15-33
LLLLL
labeling graphics 26-14
labels, ***see individual listings, e.g. BK(n), E, W, etc.***
labels 9-26
branch-to labels ***vs.*** signal variables
in main program 2-19
in subroutine 2-20

languages [which may be used with C/MRI 2-12
suggested reference books 2-12
lamps
driving directly from C/MRI outputs, **figs. 9-4** & **3-4a** 9-10, **9-11** **3-5**
indicating block occupancy and direction of traffic, **fig. 14-6** **14-16**
LEDs
2-lead bi-color, **fig. 18-16** **18-33**
3-lead bi-color, **fig. 18-9** **18-25**
adjusting for optimal yellow aspect 14-11, 18-25
avoid surplus LEDs for signals 18-11
balancing red, green and yellow 18-16
checking polarity 9-13
current demand/current load, **table 19-1** **19-5**
current-limiting resistor **18-12**
driving
from C/MRI outputs, **fig. 3-4b** **3-5**
from Digitrax occupancy detector, **fig. 5-22** **5-28**
searchlight signals with3-lead bi-color LEDs, **fig. 18-10** 18-24---8-33, **18-25**
indicating block occupancy and direction of traffic, **fig. 14-6** **14-16**
measuring
LED current with a volt-ohmmeter 18-12
LED voltage with digital voltmeter 18-12
parallel-wired signal I/O connection, **fig. 18-7** **18-19**
selecting current limiting resistors for LEDs, **fig. 9-6** **9-12**
series ***vs.*** parallel wiring 18-19
series-wired signal I/O connection, **fig. 18-6** **18-18**
testing
with 5Vdc regulated power supply 18-12
with test demonstration circuit, **fig. 18-9** **18-25**
LED display digit, **9-15** **9-27**
Liberty Basic 2-12
lifetime of Visual Basic variables, **table15-1** **15-11**
lighting, room and layout control to simulate time of day I&A-3
LM [length of message used by INIT, OUTPUTS, and RXBYTE], **table B-7** **App B-14**
lone numbers 7-3
LOCATE
using QuickBASIC statement, **fig. 15-10** 15-36---**15-37**
LocoBuffer II, ***see*** Digitrax:
LocoNet, ***see*** Digitrax:
lock box
fabrication, **fig. 23-5** **23-13**
I/O requirements, **table 23-2** **23-15**
wiring diagram for interfacing, **fig. 23-6** **23-15**
lock toggles ***vs.*** lock levers 23-12
logic gates, **fig. 8-4** **8-6**
logic level
checking signal logic with graphics display 15-38
control of [electro-] magnetic uncouplers 7-34
converting inputs to be compatible with 0-5Vdc logic levels, **fig. 9-21** **9-24**
despiking capacitors near power inputs of logic level circuit boards 9-31
driver IC for IBEC logic output 9-30
driving TTL and CMOS circuits 9-14---9-15
input logic levels other than 0 or +5Vdc, **fig. 17e** **9-21**
PIC16F877 4-11, 10-5
separate grounds from twin-coil switch machine grounds 3-14
separating logic level and track power wiring 9-6
transformer coupling of occupancy detectors 5-6
truth table for SSD circuit [logic levels] , **table 18-8** **18-37**
logic operations
AND, **fig. 8-3** **8-5**
logic state 3-2
logic, signal
embedding in program 9-5
optoisolator with common signal and logic ground 5-16
signal logic ***vs.*** ground track ground [OD ***vs,*** DCCOD] 3-14
loop response time
and serial I/O time 15-7, 15-11, **15-16, 15-18, 15-19,** 15-21
changing 15-19
effect of conversion to .EXE file, **table 15-11** **15-21**
effect of processor speed, **table 15-12** **15-22**

equivalency to calculated serial I/O time 15-21
measuring loop response time
with external LED, **fig. 15-4** **15-24**
with loop counter, **fig. 15-3** **15-23**
with oscilloscope 15-24
with TIMER function 15-24
Microsoft QuickBASIC V4.5, DOS V5.0, **table 15-9** **15-19**
Microsoft Visual Basic V6.0, Windows 95, **table 15-10** **15-20**
Microsoft Visual Basic V6.0, Windows 95, **table 15-11** **15-22**
Microsoft Visual Basic V6.0, Windows XP, **table 15-12** **15-22**
reading pushbutton presses 9-31
LPRINT
using QuickBASIC statement 15-36
MMMMM
maintainer call 12-19, 24-20
adding 22-18
function 22-18
initialization 25-14
primary variables, **table 24-6** **24-19**
programming parameters requiring specific alpha-numeric insertions, **table 25-2** **25-12**
programming, **fig. 25-2** **25-5ff, 25-8**
subroutines, **table 24-8, fig. 25-5** **24-23**, 25-18, **25-19**
transmitted by CTC machine, **table 24-2** **24-8**
maintenance operations
adding Visual Basic forms 16-6
computerized testing of other devices 16-12
form2 maintenance screen, **fig. 16-3** **16-9**
option button subroutine, **fig. 16-4** (mislabeled 16-3) 16-10---**16-11**
signal testing subroutine, **fig. 16-2** **16-8**
subroutine for cycling switch motors, **fig. 16-5** (mislabeled 16-4) **16-12**
testing signal aspects 16-7---16-8
turnout cycling 16-9
Visual Basic forms for screen displays 16-6
with C/MRI 16-6
making I/O connections
additional connections 9-1---9-32
connecting to other devices 9-4
connecting to screw terminals, **table 9-2** **9-2**
I/O cables, parts list, **table 9-1** **9-2**
physical connections, **fig. 9-1** **9-2**
reliable connections 9-1
selecting wire gauge 9-6
stranded ***vs.*** sold wire 9-4, 9-5
terminal blocks, **table 9-3** **9-5**
using general purpose crimping tools appropriately 9-5
using interfacing panels 9-6
using the terminal crimping tool, **fig. 9-2** **9-3**---9-4
wire size and function performed, **table 9-5** **9-7**
wire size and resistance, **table 9-4** **9-6**
Mann-Made
using with C/MRI 1-8, 6-1, 6-2, 6-4
MAXBLK [maximum block number for approach lighting], **fig. 19-13** **19-17**
MAXBUF, setting [MSComm variable] 15-14---15-15, 16-4
MAXTD [maximum time delay, constant] 16-10
MAXTRIES, **table B-7** **App B-14**
MBC, ***see*** manual block control
manual block control
common rail wiring 5-15
cab relay card (CRC) for automatic cab assignment to block 10-13
mandatory interface of signal system and cab assignments 1-8, 5-29
overview 13-21
power-gap ***vs.*** signal-gap placement at siding turnouts, **fig. 19-18** 19-22, **19-23**
reading manually set block power assignments 9-22
and signal blocks ***vs.*** power blocks, **fig. 18-1** **18-5**
using ODs with MBC, **fig. 3-11** **3-13**
menu[s]
caption 16-28
caption and name for com port and baud rate buttons, **table 16-4** **16-30**
cold boot to DOS from startup menu 5-6
creating a pull-down menu [Visual Basic], **fig. 16-10** **16-27**

menu editor [Visual Basic] 16-27
menu selection [Visual Basic], **table 16-3** **16-28**
using menus and dialog boxes [Visual Basic] 16-26---16-33
Mike Burgett
fascia panel for simplified electric lock, **fig. 23-7** **23-16**
interface wiring for Burgett dual control key switch, **figs. 7-18, fig. 23-8** **7-**33, **23-17**
modifying
Digitrax OD for C/MRI compatibility 5-29
diode-based current sensor for use with common rail DCC 5-16
graphics display
adding image boxes for mouse control 27-8
changing to direct turnout control 27-8
reducing panel signals and signal heads 27-7
modular programming for turnout and signal control using CALLs 13-28---13-29
VBTrck01.vbp to create VBDisp01 27-3
modular programming
advantages 13-29
for signaling and turnout control 13-17---13-28
modules
[the] case for using modules 13-21
user defined modules for railroad applications, **tables 13-1** & **14-2** **13-17**, **14-17**
monitor [display]
computer speed and capability 15-23
emulating lever-type CTC machine 15-39
graphics display 15-35
measuring real-time response 15-23
using shorter variable names 13-18
MOTOR [constant, lever for dual control switch in motor position], **table 24-7** **24-21**, 25-31
movements
back to train 25-4
direct traffic control instructions 20-7, 20-12
governing movements from sidings 20-7
track warrants 20-7, 20-12
train orders 20-7
MSComm module 26-3 15-3, App C-2
initializing statements within SPSVBM.BAS, **fig. C-1** **App C-7**
MSDOS.SYS file change for automatic boot to DOS 5-6
MS-DOS, ***see also*** DOS
availability 5-4
MsgBox [Visual Basic statement] 15-15---15-16, 16-4
MT [message type set by serial protocol subroutines], **table B-7** **App B-14**
multiple monitors 27-19
multiple nodes and multiple modules application programming 14-17---14-26
NNNNN
NCE 1-8
BD-20 occupancy detector 2-8---2-11
Command Center Standard Communication Protocol-Lite [CDROM\CCSCP-Lite]
user's group 7-17
with CTC and interlocking plants 18-8
NDP$ [USIC/SUSIC/SMINI variable; node definition parameter], **tables 7-1 & B-7** **7-1**, 7-4, 12-3**,** **App B-14**
setting values for, **tables 7-1** & **12-1** **7-1**, **12-4**
NDPD [decimal equivalent of NDP$], **table B-7** **App B-14**
NDT 12-36
NI [SUSIC/USIC/SMINI variable; number of inputs; IB( )], **tables 7-1 & B-7** **7-1**, 7-4, 12-7, **App B-14**
NO [SUSIC/USIC/SMINI variable; number of outputs; OB( )], **tables 7-1 & B-7** **7-1**, 7-4, 12-7, **App B-14**
node[s]
address decoding for SUSIC/USIC-based nodes, **table 11-2** **11-5**
addressing 2-27
and baud rate 15-10
counting 2-25
definition parameter, ***see above*** NDP$
IBEC parallel, **fig. 1-3** **1-6**
initialization messages [example], **table B-5** **App B-10**
minimize wiring with distributed serial nodes 12-17, 12-19, 14-23---14-25, 16-4
RS485 node termination resistors ***and*** baud rate 4-33
serial-based nodes [User's Manual, Chapter 6] 6-1---6-27
SMINI nodes

baud rate recommended minimum for, **table 15-6** **15-16**
serial I/O time and number of nodes, and baud rate, **fig. 15-1** **15-16**
serial I/O time using SMINI-only nodes 15-15
SUSIC nodes
arrangement recommended for nodes 12-1
arrangement typical for I/O cards, **fig. 12-1** **12-2**
capacity 16-5
configuring 12-1---12-3
cost, **table 14-2** **14-15**
cost ***vs.*** 2-SMINI nodes 14-21
wraparound testing 12-3
USIC, distributing I/O using multiple nodes, **fig. 16-1** **16-4**---16-5
NODESVBM.BAS (node test program) [CDROM\CMRITest_BETA_20110714]
noise [RC network] filters 4-18
noise spikes
crossing booster section boundaries 5-12
"despiking" capacitors in C/MRI circuit boards 3-15, 9-31
PGCC filter 8-9
noise suppression 9-31
NS, [SUSIC/USIC/SMINI variable; number of CT( ) elements], **tables 7-1, 12-2 & B-7** **7-1**, **12-4, App B-14**
setting values for SMINI, **table 7-1** **7-1**
setting values for SUSIC/USIC, **table 12-2** **12-4**
OOOOO
OB( ) [array to store output byte], **table B-7** **App B-14**
OCCTST [variable] 26-35
occupancy detection, ***see also*** occupancy detectors, OC, DCCOD
adapting the prototype to the model railroad 2-4
climatic changes 2-4
DCCOD Rev. E, **fig. 2-4** **2-7**
fundamentals 2-1
occupied prototype block, **fig. 2-2** **2-3**
OD and DCCOD 2-5
OD card uses 2-6
OD Rev. J, **fig. 2-3** **2-6**
photo detectors 2-4
prototype track circuit 2-1---2-4
prototypical integration of input data 2-2, 2-3
sensitivity adjustment 2-15
specialized OD for 3-rail AC systems 2-4
unoccupied prototype block, **fig. 2-1** **2-2**
occupancy detector motherboard, ***see*** ODMB
occupancy detectors, ***see also*** OC, DCCOD
3-rail AC-powered systems 2-4
blocks with multiple track circuits [occupancy detectors or grade crossings] 22-27
C/MRI compatibility of non-JLC detectors 2-8
clip lead for testing detector operation, **fig. 2-9** **2-17**
clip lead sensitivity testing, **fig. 2-8** **2-15**, 2-16
and common rail wiring 5-16
connecting occupancy detector to CTC panel LED and C'MRI input, **fig. 14-3** **14-9**
connecting to outputs 2-19, 2-20
desirable characteristics 5-10
DetectTrain detector sensitivity 2-11
Digitrax 5-28
diode current ratings 2-8
diode-based current sensor brands 5-16
distributed v. central mounting 5-10
features to select when purchasing 2-15
finger testing sensitivity
NCE BD-20 current sensitivity 2-11
occupancy detector motherboard, **fig. 2-5** **2-7**
passing sidings ***with*** APB ***and*** CCC, CBC, or ATC 20-19
reparability 2-8
simulated hookup, **table 16-6** **16-38**
testing detector operation 2-16
tests of reliability 5-9
time delays, **table 2-6** 2-8, 2-15, 2-17, 2-18, **2-22**
TrackTronics detector sensitivity 2-11
occupancy test [in visual basic graphics display] 26-3
OD
adjusting sensitivity 3-6

and Digitrax 5-26
and non-optoisolated Digitrax booster, **fig. 5-20** **5-27**
and optoisolated Digitrax booster, **fig. 5-19** **5-26**
assembly steps 3-4---3-6
bias resistor 3-8---3-10
changing drive (load) capability 3-2
changing on-off delay times 3-2
compared to DCCOD 2-22
connecting occupancy detector to CTC panel LED and C'MRI input, **fig. 14-3** **14-9**
connections to ODMB 3-6
cost 3-3
current demand/current load, **table 19-2** **19-5**
detecting occupancy when track power is off (using bias resistor) 3-8---3-10
false clear due to counter-bias from transistorized power packs 3-10---3-15
false occupancy due to throttle shunt 3-10---3-15
features 2-8
important properties 3-1
improving performance 3-10
need for common ground 3-14
need for optoisolators 2-23
overview I&A-2
parts layout, Rev K, **fig. 3-2** **3-3**
parts list, **table 3-1** **3-4**
power supply 3-6
required in combined DCC/DC operations 5-32
Rev K assembly steps 3-3
Rev K schematic, **fig. 3-1** **3-2**
revision K: enhancements 3-2
sell and upgrade to DCCOD 3-15
sensitivity adjustment, need for 3-10
sensitivity range 3-7
sensitivity: effect of dry climate 3-7
time delays [on and off] 3-2
track occupancy detector 3-1
update Rev J to Rev K [***see also*** CDROM Handbook Appendices\Appendix D] 3-2
use with DCC and non-optoisolated boosters, **fig. 5-14** **5-20**
use with DCC and optoisolated boosters, **fig. 5-13** **5-19**
uses 3-1
using with CTC-16-based systems, **fig. 6-2** **6-3**
using with manual cab control 3-13
using with reversing section 3-13
ODMB 2-18---2-20
assembly steps 2-19
connections when using DCCOD, **fig. 4-3** **4-8**
connections when using OD, **fig. 3-3** **3-6**, 5-20
cost, **table 11-1** **11-3**
cutting 2-19, 2-20
direct wiring of ODs and DCCODs [omitting ODMBs] 2-8, 2-20, 4-10
distributing ***vs.*** centralizing 5-19
I/O connections 9-4---9-5
overview 10-12
parts list, **table 2-5** **2-19**
photo, **fig. 2-5** **2-7**
piggybacking 2-20
Ohm's law, ***see also*** wiring, selecting wire size 9-7
op amp performance curve, **fig. 18-4** **18-4**
open collector transistor, **fig. 3-2** **3-3**
operation
multiple DC trains and DCC 5-30---5-33
operating rules [General Code of Operating Rules] 17-31
rule 99 19-2
opposing movement[s]
ABS signaling 19-20
in ABS territory 19-3
absolute [siding to siding] 20-3, 20-10
APB signaling, **fig. 20-14** 20-39, **20-40**
approaching sidings 20-41
vs. following movements 19-1
protection 19-3, 19-20
[early] tumble down [simultaneous opposing movements], **figs. 20-14** & **20-15** **20-40, 20-41**

ORDINANCE [variable used with TIMER] 8-38
OS ["on station" or "on the sheet"] section 14-6, 17-15, 22-1 9-20
crossing embedded within CTC OS section, **fig. 8-21** 1-6, **8-36**
crossing embedded within CTC signaling at OS section, **fig. 8-22** **8-36**
CTC with hand-operated turnouts in OS sections, **table 14-3** **14-17**
CTC without separate OS sections, **table 14-5** **14-19**
CTC signaling without separate OS sections, **table 14-5b** **14-19**
defined, **fig. 22-13** **22-27**
grade crossing at OS section, **fig. 8-22** **8-36**
monitoring train progress by OS reports 22-1
programming; crossing embedded within CTC OS section- using TLVs, **fig. 8-23** **8-37**
signal configuration at OS sections, **fig. 22-14** **22-28**
signal placement [CTC], **fig. 22-14** **22-28**, 22-30
OUT OF MEMORY errors 13-33
OUTPUTS [serial protocol subroutine; writes output bytes OB(1) to OB(NO)] 13-5, **App B-13**, C-9
see associated CDROM *file SPSQB.BAS* or *SPSVB.BAS,* **table B-6**
with Visual Basic App C-9
OUTEST card (obsolete) 10-15
parts layout, **fig. F-8** **App F-11**
schematic, **fig. F-7** **App F-11**
test panel artwork, **fig. F-9** **App F-12**
testing sequence, **table F-5** **App F-12**
overview [CDROM\SVOS and Electronics Overview]
PPPPP
PA [port address for PC serial communications port], **table B-7** **App B-14**
packing 8-1
example signal connections to demonstrate packing requirements, **fig. 8-4** **8-7**
outputs 21-12, 21-24
outputs [color light signals], **fig. 19-21** **19-29**
outputs [searchlight signals] 19-28
packing and unpacking constants, **fig. 8-2** **8-3**
procedure 8-9
shortcut from previously recommended packing procedure 8-10
real-time loop including unpacking and packing of I/O bytes, **fig. 8-1** **8-2**
understanding packing 8-7
panel, interfacing 9-6
parallel system interfacing, **fig. 1-5** 1-9, **1-10**
parts cost versus quantity [CDROM\Handbook Appendices\Appendix B]
parts cost per board basis [CDROM\Handbook Appendices\Appendix C]
parts layout
ADC, **fig. 18-11** **18-16**
BST12, Rev. A, **fig. 9-15** **9-19**
CIN24, **fig. F-5** **App F-8**
COUT24, **fig. F-3** **App F-4**
DAC, **fig. 18-6** **18-6**
DCCOD, **fig. 4-2** **4-5**
DIN, **fig. 17-7** **17-11**
DIN32, **fig. 11-6** **11-16**
DOTEST, **fig. 17-8** **17-13**
DOUT, **fig. 17-4** **17-6**
DOUT32, **fig. 11-4** **11-10**
IOMBX, **fig. 11-1** **11-2**
OD, Rev K, **fig. 3-2** **3-3**
OUTEST, **fig. F-8** **App F-11**
PGCC, Rev. E, **fig. 8-6** **8-12**
RS232/422 conversion card, **fig. G-8** **App G-8**
RS485 conversion card, **fig. 4-9** **4-29**
RSSD, **fig. 18-13** **18-30**
RSST, **fig. 18-15** **18-32**
SM1, **fig. 7-2** **7-3**
SM2, **fig. 7-4** **7-6**
SMC12, **fig. 7-6** **7-13**
SMINI, **fig. 4-2** **4-7**
SSD, **fig. 18-21** **18-39**
SUSIC, **fig. 10-1** **10-2**
TEST32, **fig. 6-1** **6-2**
USIC, **fig. G-2** **App G-4**
wraparound test cable, **fig. 6-2** **6-5**
parts list
ADC, **table 18-5** **18-17**

BST12, Rev. A, **table 9-8** **9-19**
COUT24, **table, F-1** **App F-5**
DAC, **table 18-2** **18-7**
DCCOD, **table 4-1** **4-6**
DIN, **table 17-2** [mislabeled as table 6-2] **17-12**
DIN32, **table 11-5** **11-17**
DOUT, **table 17-1** **17-7**
DOUT32, **table 11-4** **11-11**
I/O cables, **tables 3-16** & **9-1** **9-2** **3-20**
IOMBX, **table 11-1** **11-3**
OD, **table 3-1** **3-4**
ODMB, **table 2-5** **2-19**
PGCC, Rev. E, **table 8-3** **8-13**
RS232/422 conversion card, **table G-3** **App G-7**
RS485 conversion card, **table 4-7** **4-31**
RSSD, **table 18-6** **18-30**
RSST, **table 18-7** **18-32**
SM1, **table 7-1** **7-3**
SM2, **table 7-2** **7-6**
SMC12, **table 7-6** **7-15**
SMINI, **table 4-5** **4-20**
SSD, **table 18-9** **18-40**
SUSIC, **table 10-3** **10-9**
TEST32, **table 6-1** **6-2**
USIC, **table G-1** **App G-5**
wraparound test cable, **table 6-2** **6-5**
parts sources and suppliers, ***see also under*** websites App A-3
assembled and tested C/MRI boards 11-4
C/MRI boards, kits and assembled cards 2-18, 3-3
current-sensing pulse transformer 4-5
dual control fascia panels 7-32
electronic circuit breakers 5-21
electronic parts 10-4
HO scale semaphores 18-45
information: operating a US&S panel 22-14
information: *The Engineering Basics of CTC* and other CTC references 22-31---22-32
information: track warrants, *Railroad Rules, Signaling **and** Operations* 22-6
information: TT&TO operations, *The Rights of Trains* 22-4
information: *Where to Place Trackside Signals* 17-34
key locks and keys 7-32, 23-16
Loco-Buffer II 5-23
music wire, larger replacement for Tortoise switch machines 7-16
perforated printed circuit board 18-26
PGCC kits and boards 8-12
resistors 10-8
salvaging parts from older DCCODs 4-2
screw terminal blocks 9-5
software 15-2
toggle switches 23-16
train order examples 19-5
Waldrom crimp tool 9-2
wire glue 2-14
parts substitution
general 10-6---10-9
potentiometers 8-19
speakers, **table 8-6** **8-13**
resistors [checking] 8-14
Pascal 2-12
passing arguments
format for passing arguments, **fig. 13-12** **13-29**
position of parameters in variable list being passed 13-30
within CALL and SUB statements 8-30 13-29---13-30
PC overrun error 7-13, 15-15
permissive stop, ***see*** ABS, ***see*** signal, signals, signaling 19-2, 17- 5, 17-16
PGCC, prototypical grade crossing controller, ***see also*** grade crossing, SGCCS
adjust gate speed and delay 8-17
assembly steps 8-11---8-16
bell control operating modes, **table 8-1** **8-2**
card testing 8-17
circuit board (revision E), **fig. 8-1** **8-2**

circuit changes to accommodate incandescent or heavy LED loads 8-19
connecting LEDs, gate motors, and bell speakers 8-16---8-17
control for single track using three ODs, **fig. 8-10** **8-24**
control for single track using two ODs 8-20
cost, **table 11-1** [see notes 8 and 9] **11-3**
crossing stick (latching relay) 8-21
driving various flasher load configurations, LED, incandescent, GOW 8-19
flash rate 8.2
functional description 8-3
functional diagram, **fig. 8-2** **8-3**
functions and capabilities 8-1
gate rising timer 8-9
gate starting delay 8-1, 8-3---8-6, 8-9
grade crossing control applications 8-19
important differences between single and double stick operation 8-24
internal operation (functional analysis) 8-9---8-11
length of island section 8-20
overview (card) 10-15
parts layout Rev. E, **fig. 8-6** **8-12**
parts list, Rev. E, **table 8-3** **8-13**
potentiometers, final adjustments, **table 8-5** **8-18**
potentiometer resistance values and markings, **table 8-4** **8-16**
potentiometers, initial setting for 8-17
power supply for 8-17
programming for single track double stick crossing, **fig. 8-11** **8-25**
programming for single track single stick crossing, **fig. 8-8** **8-21**
prototype operation and timing 8-2
schematic 8-7---8-11
schematic Rev. E, **fig. 8-5** **8-8**
selectable bell mode control, **table 8-2** **8-11**
sequencing diagram, train proceeding thru double stick crossing, **fig. 8-12** **8-26**
sequencing diagram, train proceeding thru single stick crossing, **fig. 8-9** **8-22**
simple grade crossing (single track with timeout) 8-27
simple grade crossing (single track, double stick) 8-23
simple grade crossing (single track, single stick), **fig. 8-7** **8-20**
standardized control subroutine (SGCCS), ***see associated CDROM,*** **fig. 8-14** **8-29**
timeout circuit function 8-27
timing diagram (bells, flashers, gates), **fig. 8-3** **8-5**
variables for grade crossing control, **table 8-6** **8-21**
PGCC(n), grade crossing variable (index), crossing control, **table 8-21** 8-20---**8-21**
PIC16F877 4-9
actions in communication [SMINI] 4-11
actions in communication [SUSIC], **table 10-2** **10-9**
port utilization for SMINI, **table 4-2** **4-13**
port utilization for SUSIC, **table 10-1** **10-7**
pinout[s]
ADC0804LCN, **fig. 18-9a** **18-11**
COUT ***vs.*** DOUT 10-15
DAC0800LCN, **fig. 18-1** **18-2**
DAC0808LCN, **fig. 18-1** **18-2**
DB-9P connector, **figs. 4-9b** & **4-9d** **4-27**
DB-25P connector, **fig. 4-9a** & **4-9c** **4-27**
placement
APB signal placement, **fig. 14-10** **14-20**
correct signal placement 17-33
CTC signal placement, **fig. 14-1** **14-4**
electronic circuit breaker and DCCOD, OD 5-23
power-gap ***vs.*** signal-gap placement at siding turnouts, **fig. 19-18** 19-22, **19-23**
train moves up to signal 17-33
plant, ***see under*** signal systems, interlocking plants
PMP-112
C/MRI 1-8, 6-1---6-2
DCCOD 2-6
migrating to DCC 5-23
polarity
boosters 5-14, 5-22, 9-9
CCT4 10-13
changing in reversing loop 2-6, 3-1, 10-11
diodes 4-6
electrolytic capacitors 3-3, 4-6, 4-7, 7-16

electronic circuit breakers 5-21
IC sockets 3-3, 4-6
monitoring track output polarity, **fig. 9-21** **9-24**
LEDs, **figs. 4-2** and **9-7** 3-3, **4-5, 9-13**
power supply 8-17 19-7
port[s]
address decoding, **fig. 11-2** **11-6**
card and port decoding, **table 11-2** **11-5**
selection on I/O cards, **table 11-3** **11-6**
utilization for SUSIC, **table 10-1** **10-7**
counting within SUSIC/USIC-based nodes 12-7
poor man's CTC [Chapter 21] 21-1---21-24
programming, **fig. 21-5** 21-15, **21-17**
"middle of the road" approach 21-1
important operational scenarios 21-15
position light signal, ***see also*** signal, signals, signaling
single head position light signal, **fig. 17-1** **17-4**
PowerBASIC 2-12
power requirements for current sinking ***vs.*** current sourcing, **fig. 3-5b *vs.* fig. 3-5c** **3-6**, 3-7
power supplies [User's Manual Chapter 19],
see also power supply [for] … specific requirements
AC-DC regulated wall adapters, **table19-3** 19-6---**19-7**
bipolar for classic USIC and original RS422 conversion card 19-4
building your own 19-1
calculating power supply requirements 19-4
checking supply voltage, polarity and regulation 19-7---19-8
commercially available supplies, **table 19-5** **19-9**
current loading calculations for 12VDC supply, **table 19-2** **19-5**
current loading calculations for 5VDC supply, **table 19-1** **19-5**
current/voltage relationship for a typical regulated power supply, **fig. 19-2** **19-2**
current/voltage relationship for an unregulated power supply, **fig. 19-1** **19-2**
linear ***vs.*** switching power supplies 19-3
regulated supply [important point] 19-4
regulated ***vs.*** unregulated 19-1---19-3
supply voltages used for railroad interfacing 19-3
surplus computer power supplies 19-9---19-14
120VAC connection 19-10
color codes 19-10
fuse holders [recommended], **table 19-7** **19-13**
fuse protection 19-12
getting the power supply to turn on 19-11
hooking up 19-10---19-14
mounting 19-13
obtaining free 19-14
screw terminal strips [recommended], **table 19-8** **19-13**
using 19-9
table top supplies 19-8
power supply [for]
capacitor discharge power supply for use with SM1, **table 7-3** 7-1---7-2, **7-8**, 10-12, 14-25
CMOS circuits, **fig. 9-10** **9-13**
connections to ODMB 10-12
and current sinking 9-9
DC cab and DCC booster precautions 5-32
DCCOD, **table 2-6** 2-19---2-20, **2-22**, 4-9, 5-20
DCCOD with CTC-16, **fig. 6-2** **6-3**
driving CMOS ICs from C/MRI outputs 9-15
driving lamps from C/MRI outputs 9-10
driving larger output loads with OD 3-3
driving LEDs from C/MRI outputs 9-12
driving relays from C/MRI outputs 9-13
driving TTL ICs from C/MRI outputs 9-15
driving turnouts with SM1 10-12
driving turnouts with SM2 10-12
LEDs 9-13
Micro-Mark Switch Tender 7-12
OD, **table 2-6** 2-19---2-20, **2-22**, 3-6, 5-20, 5-26
OD decoupling capacitors [rev. K] 3-2
OD ***and*** non-optoisolated DCC boosters 2-23
PGCC 8-17
relays 9-13---9-14

separate supply for diode-based ODs with direct home wiring 5-16
switch motors with SM2, characteristics of 7-4
TTL circuits, **fig. 9-10** **9-13**
using 5v clip lead with 12v power supply 2-17
power switch control utility, ***see*** PSCTRL
power tests [IC power tests]
ADC, **table 18-6** **18-18**
DAC, **table 18-3** **18-8**
DIN24, **table 17-6** **17-16**
DIN32, **table 6-11** **6-26**
DOUT24, **table 17-4** **17-16**
DOUT32, **table 6-11** **6-26**
RS 232/422, **table G-3** **App G-8**
RS485, **table 6-9** **6-24**
SMINI, **table 6-6** **6-21**
SUSIC, **table 6-7** **6-21**
USIC, **table G-2** **App G-6**
PPC, pulse power control card
Overview 10-14
cost, **table 14-13** **14-29**
precautions, ***see also*** important points
booster and/or control bus cable, avoid damage to 5-17
booster or DC power supply, avoid damage when combining DC and DCC 5-32
C/MRI inputs, avoid damage to 9-25
circuit breaker, avoid malfunction 9-9
common rail wiring with DCC 5-14
control bus with booster ground bus, avoid damage to 5-11
crimping terminals 9-4
CTC to be implemented as a single node 12-19
DCC performance, avoid degradation 5-6
decoder damage, avoid by isolating boosters 5-14
DIP switch labeling 1-18
electrical safety 9-14, 9-15
general purpose crimping tool 9-4
input buffer IC, avoid damage to 2-17
insert correct potentiometer during PGCC assembly 8-16
IOMBX card direction and labeling to avoid damage to I/O cards [very important] 11-4
keep contiguous bits together 13-18
operating DC locomotive on DCC 5-6
parts substitution 10-6
PGCC, avoid damage to 8-16
placement of electronic circuit breaker and DCCOD, OD 5-23
set baud rate to minimize noise 15-23
signals, avoid surplus LEDs 18-11
TTL input to be less than 5Vdc 9-15
turn off power supplies when making wiring changes 9-25
winding DCCOD transformer primary 4-7
preparing a standalone executable [Visual Basic] file 27-14
PRINT
using QuickBASIC statement, **fig. 15-10** 15-36---**15-37**
Private Sub Command1_click ( ) [Visual Basic statement] 16-4
Private Sub Form_Load ( ) [Visual Basic statement] 16-4
private variables 13-7
initializing in a subroutine 13-30---13-32
re-initialized to zero except when subroutine is STATIC [important point] 13-32
product availability
"C/MRI User's Manual", V3.1 (June 2010) 10-2
"How to Operate Your Model Railroad" 10-2
"How to Operate Your Model Railroad", planned update 10-3
assembled and tested circuit boards 10-4
BK1 bracket used with IBEC 10-5
circuit board kits 10-4
PC board artwork 10-3
PC boards as introduced in "C/MRI User's Manual", V3.0 10-3
PC boards as introduced in "Railroader's C/MRI Applications Handbook", V3.0 10-3
PC boards as published in "Build Your Own Universal Computer Interface", 1st and 2nd eds. 10-3
PC boards as published in "Signaling Made Easier" in Model Railroader (Jan.- Apr. 2004) 10-3
PC boards as published in 1985-86 C/MRI series in Model Railroader 10-3

PT1 pulse sensing transformer used with DCCOD 10-5
U1B Microcontroller (used with SMINI and SUSIC 10-5
program
adapting to differing requirements 14-26---14-27
cost estimating and parts ordering 11-10
CALL execution time overhead 13-4
flow 2-15
initialization, ***see*** initialization
ordering required for all program statements 14-6
ordering statements to avoid errors 13-22
response time, measuring with TIMER 9-31
speeding up, streamlining, **fig. 19-4, 19-5** 9-31, 19-7, **19-8, 19-9,**19-10
program data
keyboard entry 15-31---15-35
program examples and statements
2-aspect signaling using color-light signals with SMINI, **fig. 9-5**, ***see also***
associated CDROM file FIG9-5.BAS **9-7**---**9-8**
2-aspect color-light signaling with SUSIC, **fig. 12-7**, ***see also*** **12-17**
associated CDROM file FIG12-7.BAS
2-lead signals using SUSIC, **fig. 12-10**, ***see also*** **12-24**
associated CDROM file FIG12-10.BAS
3-aspect color-light signaling and turnout control with SMINI, **fig. 9-14, *see also***
associated CDROM file FIG9-14.BAS **9-23**---**9-25**
3-aspect signaling using 2-lead searchlight LEDs with SMINI, **fig. 9-10, *see also***
associated CDROM file FIG9-10.BAS **9-17**---**9-19**
3-aspect signaling using 3-lead searchlight LEDs with SUSIC, **fig. 12-8, *see also*** 12-19,
associated CDROM file FIG12-8.BAS **12-20-12-21**
3-color signaling using SMINI, **fig. 21-2** **21-5**---**21-8**
ABS signals 1 through 4, **fig. 2-7** **2-7**
ABS single track with sidings, **fig. 19-20** **19-25**---**19-27**
APB program flow chart, **fig. 20-6** **20-19**
APB [QuickBASIC] example for 2-lead searchlight signals with SMINI, **fig. 20-7** **20-20**---**20-25** [also on handbook CD]
program initialization 20-25
real-time loop 20-28
calculating eastbound signal aspects, **fig. 20-9** 20-28ff, **20-29**
calculating westbound signal aspects 20-29
clearing APB traffic sticks 20-30
reading railroad inputs 20-26
setting APB traffic sticks 20-27
writing outputs to railroad 20-31
APB [Visual Basic] example for 2-lead searchlight signals with SMINI 20-25 [on handbook CD]
approach lighting, **fig. 2-4** **2-5**
approach lighting [ABS], **fig. 19-12** **19-17**
approach lighting [APB], **fig. 20-10** **20-32**
approach lighting [ABS], with FOR NEXT loop, **fig. 19-13** **19-17**
automatic electric lock between facing points of OS sections, **fig. 23-15** **23-24**
automatic electric lock between trailing points of OS sections, **fig. 23-16** **23-27**
basic ABS signaling [IF, THEN], **fig. 19-3** **19-7**
BLOCK IF ***vs.*** branching, **fig. 19-6** **19-9**
block signals with flashing aspects, **fig. 19-11** **19-16**
blocks with multiple track circuits [occupancy detectors or grade crossings] 22-27
branching around unnecessary checks [GOTO ***vs.*** IF THEN], **fig. 19-4** **19-8**
cab number input, **fig. 15-8** **15-32**
calculating basic signal aspects, **figs. 2-7, 19-7, 19-8**, and **19-9** **19-11**, **19-12**, **19-14**, 19-28 **2-7**
color light signaling using SUSIC, **fig. 21-6** [visual basic] **21-17**---**21-22**
program initialization 21-22
real time loop 21-22
approach lighting 21-24
calculating signal aspects 21-23
clearing direction of traffic 21-23
force signals leading into sidings and adjacent main track to red 21-23
packing outputs 21-24
setting direction of traffic 21-22
unpacking inputs 21-22
control code delay, **fig. 25-6** **25-25**
controlled electric lock between facing points of two OS sections, **fig. 23-19** **23-29**
controlled electric lock between trailing points of two OS sections 23-31
crossing embedded within CTC signaling at end of siding, **fig. 8-18** **8-35**
crossing embedded within CTC signaling at OS section, **fig. 8-22** **8-36**
crossing embedded within CTC signaling within a siding, **fig. 8-18** **8-34**

CTC system program example [Chapter 25] 25-1---25-75
general principles 25-1, **25-5ff**
main module [QuickBASIC listing], **fig. 25-2** 25-5
parameters requiring specific alpha-numeric insertions, **table 25-2** **25-12**
reference tables, ***see*** Microsoft WORD™ document on ***associated CDROM*** 25-1
suggested tabular printouts, **table 25-1** **25-1**
tailoring to your requirements 25-75
cycling switch motors, **fig. 16-5** [figure is mislabeled 16-4] **16-12**
diode matrix for turnout control [software], **fig. 7-28** **7-45**
distributed serial systems [application program], **fig. 14-5** **14-12**---**14-15**
distributed serial systems [program statements], **fig. 14-2** **14-4**---**14-5**
distributed system using multiple modules, **fig 14-7** **14-18**---**14-25**
double track [with sidings and crossovers] ABS signals, **fig. 19-24** **19-34ff**
driving track diagram graphics, **fig. 16-19** **16-39**---**16-40**
dual-control power switch, prototypically functioning, **figs. 7-25 and –26** 7-40---7-44, **7-40**---**7-42**
dual-control power switch, simplified software, **fig. 7-24** **7-38**---7-39
exit signals for yard throat, **fig. 2-11** **2-10**
general I/O example for SMINI, **fig. 9-16** 9-28
generating flashing signal aspects, **figs. 18-11** and **19-11** **18-28**, **19-11**
global variables definition, **figs. 13-3** & **13-4** **13-6**
globalization module for signaling & turnout control using Visual Basic, **fig. 16-9a**, **16-19**
see also associated CDROM file FIG16-9.BAS
GRADEXNG.BAS [CDROM\GradeXng] [CDROM\GradeXng]
grade crossing timeout, **fig. 8-13** **7-28**
important point 2-19
initialization sequence 19-27
initializing statements within SPSVBM.BAS, **fig. C-1** **App C-7**
intermediate printout for debugging, **fig. 7-5** **7-12**
keyboard input in real-time loop, **fig. 15-9** **15-33**---**15-34**
loop track signals, **figs, 2-2**, **9-1** & **12-6** **2-3**, **9-1**, **12-17**
modular programming examples [User's Manual, Chapter 13] 13-1---13-33
modular programming for turnout and signal control using CALLs, **13-17**---**13-28**
figs. 13-11a---**13-11g, *see also associated CDROM*** file FIG13-11.BAS
multi-head block signals, **fig. 19-10** **19-15**
node test program [CDROM\CMRITest_BETA_20110714]
NODESVBM.BAS
option button, **fig. 16-4** (mislabeled 16-3) **16-11**
packing outputs [searchlight signals] 19-28
packing outputs [color light signals], **fig. 19-21** **19-29**
prevent aligning turnouts under a train, **figs. 2-10** & **7-29** **7-46** **2-9**
set switch motor control to local 7-29
sequential stepping through typical statements, **fig. 2-12** **2-16**
signals for yard throat exit, **fig. 2-11** **2-10**
simplification [example for ABS], **fig. 19-5** **19-9**
single track double stick crossing, **fig. 8-11** **8-25**
single track single stick crossing, **fig. 8-8** **8-21**
SMINI input display program, **fig. 7-2**, 7-6, **7-7**---7-8
see also associated CDROM file FIG7-1.BAS
SMINI input display program using CALLs, **fig. 13-6**, **13-10**
see also associated CDROM file FIG13-6.BAS
SMINI input display program using Visual Basic, **fig. 16-2**, **16-6**---**16-7**
see also associated CDROM files FIG16-2.VBP & FIG16-2.FRM
SMINI output demonstration, **fig. 7-1**,
see also associated CDROM file FIG7-1.BAS 7-1---7-6, **7-2**
SMINI output demonstration using CALLs, **fig. 13-5**, **13-8**
see also associated CDROM file FIG13-5.BAS
SMINI output demonstration using Visual Basic, **fig. 16-1**, 16-1, **16-2**
see also associated CDROM file FIG16-1.VBP
SMINI wraparound display program, **fig. 7-3,** **7-9**---7-11
see also associated CDROM file FIG7-3.BAS
SMINI wraparound display program using CALLs, **fig. 13-7,** **13-11**
see also associated CDROM file FIG13-7.BAS
SMINI wraparound display program using Visual Basic, **fig. 16-3,**
see also associated CDROM file FIG16-3.VBP **16-8**---16-10
SMINI wraparound display program [VB] with added user interface, **fig. 16-17,**
see also associated CDROM file FIG16-17.FRM **16-34**---16-37
SUSIC/USIC input display program, **fig. 12-4,** 12-11---12-14,
see also associated CDROM file FIG12-4.BAS **12-12**
SUSIC/USIC input display program using CALLs, **fig. 13-9,** **13-14**
see also associated CDROM file FIG13-9.BAS

SUSIC/USIC input display program using Visual Basic, **fig. 16-6**,
see also associated CDROM file FIG16-6.VBP **16-13**---**16-14**
SUSIC/USIC output demonstration program, **fig.12-3**, **12-10**
see also associated CDROM file FIG12-3.BAS
SUSIC/USIC output demonstration using CALLs, **fig. 13-8**, **13-13**
see also associated CDROM file FIG13-8.BAS
SUSIC/USIC output demonstration using Visual Basic, **fig. 16-5**,
see also associated CDROM file FIG16-5.VBP **16-12**---**16-13**
SUSIC/USIC wraparound display program, **fig. 12-5**, 12-13---12-15,
see also associated CDROM file FIG12-5.BAS **12-14**
SUSIC/USIC wraparound display program using CALLs, **fig. 13-10**, **13-15**
see also associated CDROM file FIG13-10.BAS
SUSIC/USIC wraparound display program using Visual Basic, **fig. 16-7**,
see also associated CDROM file FIG16-7.VBP **16-15**---**16-16**
three-aspect signaling with 3-lead searchlight LEDs with SMINI, **fig. 9-6** **9-10**
see also associated CDROM file FIG9-6.BAS
three-color signaling using SMINI, **fig. 21-2** **21-5**---**21-8**
turnout alignment constants for key switch interface**, fig. 7-19** **7-33**
turnout and signal control-Visual Basic Form 1, **fig. 16-9b**,
see also associated CDROM file FIG16-9.FRM **16-20**---**16-26**
turnout control programming, **fig. 2-9** **2-9**
tumbledown delay [APB], **fig. 20-11** 20-33, **20-34**
two-aspect signaling using color-light signals with SMINI, **fig. 9-5** **9-7**
universal serial test programs, ***see associated CDROM***, ***also*** Appendices D & E 6-1ff, App D, App E
unpacking inputs 19-28
USTPQB.BAS, ***see associated CDROM***, ***see also*** Appendix D 6-1, App D-1---D-10
USTPQB.BAS program source listing App D-4---D-10
USTPVB.VBP, ***see associated CDROM***, ***see also*** Appendix E 6-1, App E-1---E-10
USTPQB.VBP program source listing App E-4---E10
VIN test program for ADC3 card using serial interface, **fig. 18-12** **18-18**---**18-19**
Visual Basic programming examples [User's Manual, Chapter 16] 16-1---16-42
SPSVBM.BAS program source listing App C-12---C-20
VOUT test program for DAC3 card using serial interface, **fig. 18-8** **18-9**---**18-10**
yard throat exit signals, **fig. 2-11** **2-10**
program flow/process flow
APB, **fig. 20-6** **20-19**
automatic electric lock, **fig. 23-1** **23-5**
controlled electric lock, **fig. 23-4.** **23-11**
CONTROLS subroutine 25-22---25-29
CTC software flow chart, **fig. 24-4** **24-18**
distributed serial systems, **fig. 14-1** 14-1---**14-2**
general 2-15---2-20
INDICATIONS subroutine 25-62---25-70
real-time loop including unpacking and packing of I/O bytes, **fig. 8-1** **8-2**
typical real-time loop executed by C/MRI software, **fig. 13-3** **13-16**
Visual Basic 16-31
program structure
QuickBasic
signaling program, **fig. 15-1** **15-5**
universal serial test program, **fig. 15-2** **15-5**
Visual Basic 15-5---15-7
signaling program, **fig. 15-3** **15-8**
USTPVB.BAS, **fig. 15-4** **15-9**
programming, ***see also*** C/MRI users group; program examples, statements; software
3-lead LEDs ***vs.*** 2-lead LEDs 21-12
ABS signals 1 through 4, **fig. 2-7** **2-7**
ABS signals for single track operations, **fig. 19-19** **19-24**
adapting programs to differing requirements 14-26---14-27
APB signals 20-18ff
3-lead searchlight signals 20-37
approach lighting 20-31
color light signals 20-38
flow chart, **fig. 20-6** **20-19**
program initialization 20-25
QuickBASIC 20-18ff
real time loop 20-26
SUSIC node 20-37
tumbledown delay 20-33
Visual Basic 20-39
approach lighting, **fig. 2-4** 19-17 **2-5**

automatic electric locks 23-27
basic ABS signals, **fig. 19-3** 19-6, **19-7**
basic programming examples [User's Manual, Chapter 7] 7-1---7-15
C/MRI before hookup 13-19
choice of language [***see also*** CDROM\Handbook Appendices\Appendix E] 15-3 2-11
color light signals ***vs.*** searchlight signals, **fig. 21-3** 21-12, **21-13**
controlled electric locks 23-28---23-31
converting from QuickBASIC to Visual Basic 15-20
crossing embedded within CTC OS section- using TLVs, **fig. 8-23** **8-37**
CTC systems [Chapter 24] 24-1---24-24
  working drawing for program generation, **fig. 25-1** **25-2**
decoder 5-3---5-4, 5-32
double track ABS signals 19-33---19-36
dual-control power switches 7-37
electric locks for hand operated switches 23-23---23-31
embedding signal logic 19-10 9-5
estimated usage of application languages, **table 15-1** **15-2**
examples, ***see below under*** program examples and statements
flashing aspects, **fig. 19-11** **19-16**
fundamentals, Visual Basic [User's Manual, Chapter 15] 15-1---15-16
global area 2-14
guidelines 2-14
I/O tables, **table 19-2** **19-10**
initialization, ***see under*** initialization
  sequence 19-27
  INITRR [used defined module/subroutine], **fig. 25-3** **25-15**
keeping code simple 15-6---15-7
language[s]
  other than BASIC 15-3---15-6 2-12
  selecting 2-11
loop track for approach lighting, **fig. 2-5** **2-6**
modular programming 2-14
multi-head block signals, **fig. 19-10** **19-15**
multiple nodes and multiple modules application programming 14-17---14-26
other languages 2-12
packing outputs 19-28
QuickBASIC [User's Manual, Chapter 7, Basic Programming Examples] 7-1---7-15
rewards 2-11
signal logic programming for loop track, **fig. 2-4** **2-5**
single track double stick crossing, **fig. 8-11** **8-25**
single track single stick crossing, **fig. 8-8** **8-21**
speeding up programs 15-6---15-7
straight line code 2-14
streamlining for ABS [branching around unnecessary checks, **figs. 19-4** & **19-5** 19-7, **19-8**, **19-9**
structured 2-14
subroutines for CTC, ***see also*** subroutines 24-22
  user-prepared subroutines 24-22
  user-invoked subroutines, **table 24-8** **24-23**
  utility subroutines, **table 24-9** 24-22, **24-24**
typical variables, **table 19-3** **19-11**
unpacking inputs 19-28
using delays to emulate prototypical operation 7-39, 8-27
Visual Basic Programmer's Guide to Serial Communications, ISBN –890422-27-4 15-4
Visual Basic programming fundamentals [User's Manual, Chapter 15] 15-1---15-16
protection
categories of train protection 20-2
following movements [permissive, signal to signal] in APB territory 20-3, 20-13ff
following movements in dark territory 19-2
following movements without signals 19-2
hand-operated switches in signaled territory [Chapter 23] 23-1ff
interlocking functions and protection, **table 24-1** **24-5**
opposing movements in ABS territory 19-3, 19-20
opposing movements in APB territory 20-39
opposing moves [absolute, siding to siding] in APB territory 20-3, 20-10
opposing trains approaching sidings 20-41
passing loop, prevent simultaneous clearance from opposite ends, **fig. 27-4** **27-10**
prototypical hierarchy of turnout operation, control and protection, table 7-10 7-26
setting signals to protect turnouts under local control 12-6
short circuit protection with automotive lamp 5-32
spur turnouts by showing block occupied [resistor], **fig. 14-9** **14-13**

spur turnouts in ABS and APB territory 23-1
spur turnouts in CTC territory 23-2
spur turnouts in signaled territory [Federal Railroad Administration] 23-1
stop and proceed at restricted speed signal at unprotected sidings [ABS territory] 19-31
turnout protection by signaling software under manual control 14-27
turnouts under local control 12-6
prototype fidelity
C/MRI 1-7, 16-2---16-3
dual toggle approach to dual control, **fig.14-8** 7-29---7-31, 14-11---14-13, 14-12
example turnout control and operational procedures, **table 7-11** **7-28**
fascia plate with dual toggles, padlocking, track diagram and uncoupler, **fig. 7-20** **7-34**---7-36
Federal Railroad Administration specs for grade crossings 8-2, 8-3
grade crossing flash rate 8-2
grade crossing gate operation 8-2
hand operation of dual-control power switches using key lock 7-31---7-36
hierarchy of turnout characteristics, **table 7-10** **7-26**
loop response times, baud rates and programmed delays 15-7, 15-11, **15-18**
signal numbering, **figs. 19-16** and **20-1** **19-20, 20-1**, 20-3
simulating operation of non-padlocked turnouts 7-27
simulating operation of turnouts with padlocks only 7-27
SVOS brass switch key, **fig. 7-22** **7-36**
SVOS dual-control locking bar, **fig. 7-21** **7-35**
PSCTRL, power switch control utility subroutine. ***see also*** subroutines 7-43, 25-32
PTSDOS 5-4
pulse-width modulation systems
common rail wiring 6-2
pushbutton[s]
activating electromagnetic uncouplers, **fig. 7-20**. **7-34**
arrangement for a single OS section, **fig. 3-14** **3-18**
call on 22-18
globalize input and latched value, **fig. 25-2** **25-7**
code button latching and counting 25-22
code button processing, **fig 15-8** **15-30**
code start button for dual control, **fig. 7-23** **7-37**
computer response to control pushbutton 15-11
constant
initialize, **fig. 25-2** **25-10**
primary constant for pushbutton pressed, **table 24-7** **24-20**
CTC panel, **fig. 3-15** **3-19**
DIN32 inputs 9-32
graphic 26-13
dispatching using physical display panel with pushbutton/keypad input 22-11
dual turnout control, **fig. 7-21** **7-2**
encoding [pushbutton] input, **fig.9-24** **9-28**
extending pushbutton-pressed time 9-31---9-32
I/O requirements, **table 25-3** **25-13**
inputs, globalize code start, **fig. 25-2** **25-7**
labels 1-15
latched
number, globalize, **fig. 25-2** **25-7**
values, globalize code start, **fig. 25-2** **25-7**
and loop/program/system response time 15-10, 15-14---15-21
mounting new hardware for pushbutton extender 9-32
panel pushbutton for magnetic uncoupler control, **fig. 7-20** **7-20**
placement on prototype dispatcher control panels 22-19
pressed
primary constant for pushbutton pressed, **table 24-7** **24-20**
globalize pushbutton pressed constant, **fig 25-2** **25-6**
prototypical use 22-11
prototypically-functioning software for dual control switch motors, **fig. 7-25** **7-40**, **-41**
reading pushbutton presses and loop response time 9-31, 15-17, -19
reading track selection pushbuttons 9-20
software for handling dual control switch motors, **fig. 7-24** **7-38**
track alignment, **fig. 2-9** 2-8, **2-9**
turnout control 2-18
and 3-aspect color-light signaling with SMINI, **figs. 9-11**, **9-14** **9-19**, 9-21, **9-25**
and 3-aspect color-light signaling with SUSIC/USIC, **fig. 12-13** **12-28**---**12-36**
distributed serial system, 14-15
distributed system with multiple modules, **fig. 14-7** **14-18**---**14-25**
signaling and turnout control [Visual Basic] - globalization module**, fig. 16-9a** **16-19**

and signal control - main module using CALLs, **fig. 13-11a** **13-18**---**13-21**
and signal control - turnouts module, **fig. 13-11c** **13-24**
and signal control – Visual Basic Form 1m **fig. 16-9-b** **16-20**---**16-26**
USB converter cycle time 4-29, 4-35
using a pulse stretching circuit to extend pushbutton-pressed time 9-31---9-32
virtual pushbuttons 26-1
adding and placing 26-13
adjusting indices 26-13
background colors 26-16
commenting out VB software commands for manual pushbuttons 26-19
labeling 26-14
track selection 26-18
wiring for CTC panel switches and pushbuttons, **fig. 14-4** 14-7---14-10, **14-9**
with SM1 for dual control switch machine control, **fig. 7-1** **7-2**
QQQQQ
Qbasic
compile as QuickBASIC 15-3
important point [operate under DOS] 5-7
usage and availability, **table 15-1** 15-2
vs. QuickBASIC 15-2 2-12
QuickBASIC V4.5 2-11
advantages [V4.5] 5-1
availability 5-4
commands, ***see*** BASIC commands
convert to Visual Basic 15-8 16-10---16-11
differences between DOS [QuickBASIC] and Windows-based [Visual Basic] operation App C-1
important point [operate under DOS] 5-4, 5-7
programs ***see*** CDROM\Green Book V3.0 Disk\QBPGRM
program structure, **fig. 15-1** 15-4, **15-5**
restarting a QuickBASIC 4.5 program 5-10
subroutines ***vs.*** Visual Basic subroutines [important point] 15-6
terminating QuickBASIC 4.5 operation 5-10
tree structure, **figs. 15-1** & **15-2** **15-5**
usage and availability, **table 15-1** 15-2 2-11
using QuickBASIC 4.5
bringing up QuickBASIC 6-13
loading and running programs 6-13
operating under DOS 6-16
restarting QuickBASIC programs 6-14
running QuickBASIC programs 13-10
stopping program 6-13, 13-10
viewing modules [subroutines] 13-10
viewing the output screen 13-10
writing, editing, saving programs 5-9---5-10
vs. QBASIC 2-12
vs. Visual Basic V6.0 15-8---15-9
RRRRR
Railcommand
Command Center Standard Communication Protocol-Lite [CDROM\CCSCP-Lite]
common rail wiring 5-16
using C/MRI 6-5
using DCCOD, **table 2-6** 2-6, **2-22,** 2-23, 6-5
using OD, **table 3-1** **3-4**, 6-5
Rail-Lynx
computer interfacing 1-8, 14-6
converting to DCC 5-16, 14-26
using with C/MRI 6-5
“railroad” definition 15-2
railroad inputs [in visual basic graphics display] 26-3
Railroader’s C/MRI Applications Handbook, v 3.0 [overview] I&A-6
RC [resistor-capacitor] networks
design considerations 4-18
extending pushbutton-pressed time 9-31---9-32
effect on data acquisition [rate] 4-18
capacitor selection and filter time constant, **table 4-4** **4-19**
input filter for PGCC 8-9
READIN 26-16
reading
alignment for staging tracks 9-21

binary coded input switches, **fig. 9-19** **9-23**
code-start button 9-20
CTC panel switch lever 9-20
input logic levels other than 0 or +5Vdc, **fig. 17e** **9-21**
manually set block power assignments 9-21
multiple-position rotary switches, **fig. 9-18** **9-22**---9-23
three-position rotary switch 9-21
track selection pushbuttons 9-20
turnout alignment, **fig. 14-9** 9-20, **14-13**
turntable alignment for automatic indexing 9-21, 9-27
READRR [user-defined module/subroutine], **tables 13-1** & **14-2**, **figs. 13-11b** & **25-4** **25-17** **13-17**, **13-23, 14-17**
setting blocks occupied when automatic switch is unlocked 23-26
real-time loop, ***see*** discussion modular program for turnout and signal control 13-22-13-28
references
Apple Integer BASIC 8-11
Applesoft BASIC 8-11
operations 10-2
serial communications [Visual Basic] 15-16
signal placement 17-34
signaling 17-34
VB 5.0 15-16
Visual Basic 15-16
Visual Basic 6 2-12
relay[s]
cab relay card (CRC) for automatic cab assignment to block 10-13
with CCT4 card 10-7
converting +12Vdc coil voltage to 0-5Vdc for C/MRI inputs, **fig. 9-21** **9-24**
DPDT relay required for Switch Tender and Torquemaster motors 7-13
driving ac loads, **fig. 9-9** **9-14** **3-5**
driving directly from C/MRI outputs, **figs. 3-4c** & **9-8** **9-13**
latching relay [crossing stick] 8-21
power supply 9-13---9-14
prototype use of 17-8
signal relays, limitations 18-1
stick 20-5
and surge suppressing diode, **figs. 3-4c** & **9-15** **3-5**, **9-27**
release, quick 23-4ff
release, time[d] 23-4ff
releasing section 23-8
REM [BASIC command] 2-4, 7-3
remote searchlight signal driver card ***see*** RSSD
remote searchlight signal termination card ***see*** RSST
resistance
adjusting signal yellow aspect 14-11, 18-25
adjust to reduce power dissipation and overheating 8-19
bias resistance for OD 3-8---3-9
calculating wire resistance, ***see also*** wiring, selecting wire size for… 9-7
check before assembly 3-4, 8-14
direct-connected stall switch motors 7-10
ground bus 5-13---5-14
higher current stall motors 7-12
impact of rail resistance on track wiring, **table 9-6** **9-8**
measuring 1-24
nickel silver rail compared to copper wire, **table 9-6** **9-8**
testing 1-24
track feeder spacing, **table 9-7** **9-8**
track leakage 3-6---3-7, 3-10
wheelsets ***see*** resistance wheelsets
resistance wheelsets 2-9---2-14
checking resistance 2-14
commercial sources 2-9
determining correct resistance value 2-10
different approaches to making your own, **fig. 2-7** **2-13**
making your own 2-12---3-14
materials for making resistance wheelsets, **table 2-4** **2-14**
resistance for reliable detection 2-10, 2-11
resistance, current and power dissipation 2-10
testing performance 2-15
total current requirement, **table 2-3** **2-12**
resistor[s]

availability and pricing, **table 10-1** **10-8**
bias, **figs. 3-5**, **3-8** and **3-9** **3-8**, **3-11**, **3-12**
cement power resistor selection, **table 19-6** **19-12**
pull-up, **fig. 3-1** 3-1, **3-2**
shunting 19-36
terminal card, **fig. 9-16** **9-20**
ROUTECHECKEAST [subroutine], **table 24-8**, **fig. 25-19** **24-23,** 25-41, **25-43**
ROUTECHECKWEST [subroutine], **table 24-8** **24-23**, 25-51
route locking, **table 24-1** 24-2, **24-5**, 26-4
routing indication [graphics display], **fig. 26-6** **26-17**
ROW [variable used with PRINT, or LOCATE] 15-37
restricted speed, defined 19-2
RS232 [serial interface standard], **fig. 4-1a** 4-1, **4-2**, 4-4
cable length limitations [50 feet] 4-4
node capability [single] 4-4
typical RS232 [pin] connections, **table 4-1** **4-4**
wiring connections, **fig. 4-11** **4-32**
RS232/422 conversion card App G-6---G-8
RS422 [full-duplex serial interface standard], **fig. 4-1b** 4-1, **4-2**, 4-5
cable length limitations [50 feet] 4-4
migration between Macintosh RS422 and IBM RS232 13-2
node capability [16] 4-5
superceded by RS485 10-16
USB to RS422/RS485 Converter Cable 13-2 4-2
RS485 [“full duplex” implementation of the serial interface standard], **fig. 4-1b** 4-1, **4-2**, 4-4, 4-5
cable length limitations [4000 feet] 4-6
conversion card 4-29
assembly steps 4-30
IC power tests, **table 6-9** **6-24**
parts layout, **fig. 4-9** **4-29**
parts list, **table 4-7** **4-31**
schematic, **fig. 4-10** **4-30**
voltage tests, **table 5-9** **6-24**
multiple RS485 transmitter and receiver ICs connected in parallel, **fig 10-4** **10-8**
termination resistor connector, **fig. 4-12** **4-33**
wiring connections, **fig. 4-11** **4-32**
cost, **table 11-1** **11-3**
distributed serial maxi-node system, **fig. 13-2** **13-12**
multi-node systems, **fig. 4-5** 1-4, 12-2, 16-1 **4-14**
“full duplex” implementation of RS485 4-1, 4-6, 4-13
vs. full duplex RS422 4-5
half duplex ***vs.*** full duplex 1-12, 4-28
half duplex standard 4-3, 4-5, 4-13
half duplex RS485 standard will not work with C/MRI 4-28
node capability [128] 4-6, 4-14
overview 10-10
USB to RS422/RS485 Converter Cable 13-2 4-2
RSSD 18-28---18-31
adjusting yellow signal aspect 18-28
advantages 18-29
assembly steps 18-30
cost, **table 11-1** **11-3**
driving 3-lead 3-color LEDs for searchlight signaling 9-10, 12-5,14-11, 18-28
I/O connections 9-5
overview 10-14
parts layout and LED connections, **fig. 18-13** **18-30**
parts list, **table 18-6** **18-30**
schematic and connection diagram, **fig. 18-12** **18-29**
RSST
adjusting yellow signal aspect 18-31
advantages 18-33
assembly steps 18-33
driving 3-lead 3-color LEDs for searchlight signaling 14-11
overview 10-14
parts layout and LED connections, **fig. 18-15** **18-32**
parts list, **table 18-7** **18-32**
schematic and connection diagram, **fig. 18-14** **18-31**
RTERM12, ***see also*** R12TERM, TERM12
cutting for different signal configurations, **fig. 18-5** **18-17**
home-made resistor terminal card, **fig. 18-4** **18-16**

resistor terminal card, **fig. 9-16** **9-20**
RXBYTE [serial protocol subroutine; used by INPUTS to read an input byte] 13-5, **App B-13,**
see associated CDROM file SPSQB.BAS *or* SPSVB.BAS, **table B-6** App C-9
SSSSS
scenic lift-up
automatically controlled lift-up sections avoid duckunders 13-12
schematic 18-18
ADC, **fig. 18-10** **18-13**
CIN24, Revision G, **fig. F-4** **App-F-7**
COUT24, **fig. F-2** App- F-3
DAC, **fig. 18-5** **18-5**
DCCOD, Rev E, **fig. 4-1** 4-3---4-5, **4-4**
DIN, **fig. 17-6F** **17-9**
DIN32, **fig. 11—5** **11-14**
DOUT, **fig. 17-1** **17-2**
DOUT32, **fig. 11-3** **11-7**
OD, Rev K, **fig. 3-1** **3-2**
OUTEST, **fig. F-7** **App F-11**
PGCC, Rev. E, **fig. 8-5** 8-7---8-11, **8-8**
RS232/422 conversion card, **fig. G-4** **App G-7**
RS485 conversion card, **fig. 4-10** **4-30**
SM1, **fig. 7-1** **7-2**
SM2, **fig. 7-3** **7-5**
SMC12, **fig. 7-7** **7-14**
SMINI, **fig. 4-4** **4-12**
SUSIC, **fig. 10-3** **10-6**
USIC, **fig. G-1** **App G-2**
scope and lifetime of variables in Visual Basic, **table 15-1** **15-11**
SE(n), [eastbound signal (n) 2-3
searchlight signal driver, ***see*** SSD
semaphore, ***see also*** signal, signals, signaling
absolute and permissive blades, **fig. 17-1** **17-4**
upper quadrant semaphore, **fig. 17-1** **17-4**
serial communications, ***see also*** Appendix 1
VB protocols specific to VB6 [or VB5] 16-1
standard for C/MRI 1-12
Visual Basic Programmer's Guide to Serial Communications, ISBN –890422-27-4 15-4
serial I/O message packet, **fig. B-1** **App B-3**
serial I/O time
and baud rate 15-7, 15-11, **15-16, 15-18, 15-19**
serial interface standards 4-1
conversion cables and cards
RS232 to RS232, **fig. 4-7a** **4-26**
RS232 to RS485, **fig. 4-8a** **4-27**
USB to RS232 to RS485, **fig. 4-8b** **4-27**
USB to RS232, **fig. 4-7b** **4-26**
USB to RS422/485 to RS422, **fig. 4-8c** **4-27**
RS232 standard 4-4
RS422 standard 4-5
RS485 standard 4-5
RS485 full duplex implementation 4-6
serial protocol
package [SPSQBG or SPSQBC], ***see associated CDROM*** files 19-11 2-20, 7-6, 12-13, 13-5
QBPGRM/SPSQBG.BAS or SPSQBC.BAS
CALL version of serial protocol package for QuickBASIC [SPSQBC] 13-5---13-6
global variables required by CALL versions of serial protocol routines
abbreviated definition, **fig. 13-4** **13-6**
full definition, **fig. 13-3**, ***see associated CDROM*** file FIG13-3.BAS **13-6**
SPSVBM.BAS program source listing App C12---C20
standard serial protocol subroutines, **table B-6** **App B13**
using previous versions App B-33
subroutines [QuickBASIC version] App B-1 ff
general message format App B-2
control characters App B-2
Data-Link-Escape [DLE] App B-2, **B-3**, B-5
End-of-TeXt [ETX] App B-2, **B-3**
framing, **fig. B-1** App B-2, **B-3**
initialization, **table B-1** **App B-6, B-6 ff**
poll-request, **table B-1** **App B-6**, B-12
receive-data, **table B-1** **App B-6**, B-12

transmit-data, **table B-1** **App B-6**, B-12
Start-of-TeXt [STX] App B-2, **B-3**, B-5
upgrading existing programs to use new protocol subroutines App B-34
usage App B-1
using previous versions App B-33
visual basic serial protocol subroutines App C-1
serial system, distributed, ***see*** distributed serial nodes [systems]
serial system interfacing, **figs. 1-5** & **4-5** **1-10**, 1-11, **4-14**
daisy chain, **figs. 1-6** & **4-1** **1-13**, **4-2**
data transmission 4-14
example systems with USB, **fig. 4-13** **4-42**
planning for expansion 4-3
last node termination resistors
connector, **fig. 4-12** **4-33**
determining the need, **table 4-8** **4-33**
star configuration [not permitted] 4-6
wiring cable connections, **fig. 4-11** **4-32**
calculating theoretical serial I/O time, **table 4-10** **4-38**
serial-based nodes
testing [User's Manual, Chapter 6] 6-1----6-27
SGCC2ST ***subroutine on associated CDROM*** 8-33
SGCCS ***subroutine on associated CDROM***
adding double stick and timeout [file SGCC2ST.BAS] 8-30
adding timeout 8-30
applications 8-31---8-38
programming statements, **fig. 8-14** **8-29**
Show [Visual Basic Statement] 16-4
siding
federal law for spur turnouts 23-1
signal[s] 22-30
SIGCOLOR, variable with SIGTEST 16-7
SIGEAST [user-defined module/subroutine], **table 13-1** **13-17**
SIGWEST [user-defined module/subroutine], **table 13-1** **13-17**
signal; ***see also*** RSSD, RSST, signal systems, signals, signaling
2-lead signal hookup combinations in 8-bit port, **table B-9** **App B-22**
accessory decoder control 18-2
APB signal placement, **fig. 14-10** **14-20**
approach lighting 17-5
aspect, ***see under*** signal systems, aspect
aspects overview 17-3
aspects, calculating basic, **figs. 2-7, 19-7** and **19-8** **19-11**---**19-12**, 19-28 **2-7**
bit patterns and aspect constants for 2-aspect color-light signals, **table 9-1** **9-6**
bit patterns and aspect constants for 3-aspect searchlight signals, **table 9-2** **9-9**
bit patterns and aspect constants for 3-aspect color-light signals, **fig. 9-12** **9-20**
cleared [definition] 24-1
clearing, **table 24-3** **24-10**
clearing subroutine with extensive route checking, **fig. 27-7** **27-18**
connecting 3-lead 3-color LEDs, **fig. 14-6** **14-10**
connections to demonstrate packing requirements [example], **fig. 8-4** **8-7**
CTC signal placement, **fig. 14-1** **14-4**
graphics, **fig. 26-4** **26-11**
hardwired, limitations 18-1
hookup combinations for 2- lead signals in 8-bit port, **table B-9** **App B-22**
illustrations [interpreting figures 17-4 and tables 17-3 *et seq*] 17-14
indication 17-16
knocking down, 24-11
labels 2-3
left, **table 24-2** **24-8**
logic card limitations 18-1
logic programming, **fig. 2-3** **2-4**
name 17-16
numbering [prototype signal numbering], **fig. 19-16** **19-20**
overview 17-1 ff
placement 17-33
CTC ***vs.*** ABS/APB 21-14
in OS sections 22-30
relays, limitations 18-1
repeater 13-18, 22-17
right, **table 24-2** **24-8**
siding signal[s] 22-30

signal ground ***vs.*** power ground 9-30
terminology 17-9
testing aspects 16-7---16-8
testing subroutine [SIGTEST], **fig. 16-2** **16-8**
wiring CTC panel LEDs, **fig. 14-5** **14-10**
signal systems, ***see also*** signal, signals, signaling, ***see also*** ABS, APB, CTC
ABS, **fig. 17-4a** **17-13**, 17-14
adding CBC to APB, **table 14-12A** 14-27, **14-29**
adding CCC to APB, **table 14-12A** **14-28**
adding CCC to CTC, **table 14-10A** **14-26**
APB, **fig. 17-4b** **17-13**, 17-14
CTC, **fig. 17-4c** **17-13**, 17-15
design elements 5-29
implementations, **fig. 17-4** **17-13**
interlocking plants at junctions and terminals, **fig. 17-4d** **17-13**, 17-15 I&A-3
speed signaling ***vs.*** route signaling 17-21
overview I&A-2
signaling; ***see also*** occupancy detectors, signal, signal systems, signals
2-aspect color-light signaling [SMINI I/O connections], **fig. 9-2** **9-2**
2-aspect color-light signaling [SMINI program example], **fig. 9-5** **9-7**---**9-8**
see also associated CDROM file FIG9-5.BAS
2-aspect color-light signaling [SUSIC program example], **fig. 12-7** **12-17**
see also associated CDROM file FIG12-7.BAS
3-aspect signaling [SMINI example] 9-16
3-aspect signaling using color-light signals with SUSIC/USIC 12-26---12-39
ABS, for double and single track operation, **fig. 19-1** **19-1**
ABS signaling on single track for bi-directional operation, **fig. 19-17** **19-21**
ABS and APB with local interlocking 21-2
APB with single SUSIC node, **table 14-6A** 14-19---14-21, **14-21**
APB with two SMINI nodes, **table 14-7** **14-21**
approach lighting 19-2
and braking distance 17-2
and command control 18-6
comparing ABS and APB signaling for single track with passing sidings, **fig. 20-1** **20-1**
controlled electric turnout lock, **table 7-11** **7-28**
crossovers [hand-controlled], **fig. 19-23** **19-32**
CTC graphic-based system, **table 14-4A** **14-18**
without CTC panel, **table 14-4A** **14-18**
CTC signaling application 6-6
CTC with dispatcher's panel, **table 14-1** 14-14---14-16, **14-14**
and DCC 5-29---5-30
DCC interference 4-2, 5-6
dead block with DCC and CCC 5-32
direction-of-traffic in APB and CTC signaling 8-21
double and single track operation with ABS, **fig. 19-1** **19-1**
gapping rail, **fig. 5-4** and **6-2** **5-8**, **6-3**, 6-6
grade crossing at end of siding, **fig. 8-18** **8-35**
grade crossing at OS section, **fig. 8-22** **8-36**
grade crossing embedded within ABS or APB signaling, **fig. 8-16** **8-32**---8-33
grade crossing embedded within CTC signaling within a siding, **fig. 8-18** **8-34**
important points, ***see also,*** precautions
APB head block is absolute 17-14
CTC signals provide full authority 17-34
designation as both home and distant signal 17-28
flashing aspect less restricting **17-23**
flashing lower head, yellow ***vs.*** red 17-28
lunar white 17-20
most restrictive ABS signal: “stop and proceed” **17-16**
multiple terms for any given signal 17-9
signal placement, train moves up to signal 17-33
signals absolute with MBC, CCC or CBC 17-20
speed restrictions for entire train **17-11**
speed signal information for two signals in advance **17-25**
vs. traffic lights **17-2**
[no] traffic sticks for APB signals at facing points of passing siding turnouts 20-28
information on prototypes 17-31
levels of signaling compared 14-16
manual block control (MBC)
all signals absolute 17-20
cab consistency across blocks 3-13

component cost compared to CCC and DCC 10-6
enhancement with C/MRI 18-5
occupancy detectors 5-30
signal blocks ***vs.*** power blocks, **fig. 18-1** 18-5
manual turnouts at passing sidings, **table 14-3A** 14-16---14-17, **14-17**
migration from CCC to DCC 5-30
modeling prototype signaling 17-3
modular programming for signaling and turnout control 13-17---13-28
non-vital circuitry 17-7
overview 1-4---1-10
prototype signaling 17-2ff
prototype signaling basics 17-7---17-12
prototype use of relays 17-8
prototypical signaling 1-1---1-4
route signaling 17-10
adding a third signal head, **table 17-9** 17-30. **17-31**
application examples, **figs. 17-9** & **9-1** 17-28, **17-29** **9-1**
approach and restricting, **fig. 17-9f** **17-29**, 17-30
approach diverging and diverging approach diverging, **fig. 17-9d** **17-29**, 17-30
approach diverging and diverging clear, **fig. 17-9b, e** 17-28, **17-29**, 17-30
approach medium and medium approach, **fig. 17-9c** 17-28, **17-29**
clear and approach, **fig. 17-9a** 17-28, **17-29**
diverging approach, **fig. 17-8** **17-26**
diverging route (2nd head), **table 17-6** **17-20**
expanded range of aspects for route signaling, **table 17-8** **17-27**
use on western railroads 17-26
sample implementation, **fig. 12-1** **12-3**---12-9
without separate OS sections, **table 14-5B** **14-19**
single track double stick grade crossing, **fig. 8-11** **8-25**
single track single stick grade crossing, **fig. 8-8** **8-21**
and speed limits 17-10
speed signaling 17-10
application examples, **fig. 17-7** **17-24**
approach, **fig. 17-7a, f** 17-23, **17-24,** 17-25
approach slow, **fig. 17-7e** **17-24**, 17-25
common aspects, names and indications, **table 17-7** [3-head signals] 17-22
approach medium, **figs. 17-7a, b, c** 17-23, **17-24**
medium approach, **fig. 17-7c** 17-23, **17-24**
medium approach medium, **fig. 17-7d** **17-24**, 17-25
medium clear, **fig. 17-7b** **17-24**, 17-25
restricting, **fig. 17-f** **17-24,** 17-25
rules for speed signals, **table 17-10** **17-32**
slow clear, **fig. 17-7e** **17-24**, 17-25
vs. route signaling 17-21
use on eastern railroads 17-21
three head signals, **fig. 17-7** **17-24**---17-27
three color signaling with dual-head signals leading into passing sidings, **fig. 21-1** **21-3**
terminal throat [exit signals], **fig. 2-11** **2-10**
terminology, **fig. 17-3** **17-12**
train order signaling 18-46
turnout alignment feedback 7-12, 7-14, 7-30
turnout alignment under local control 7-20, 7-24, 7-25,
and turnout control for a complete railroad using color-light signals, **fig. 12-11** **12-27**
and turnout control using Visual Basic 16-17---16-26
vital circuitry 17-7
signals
see also RSSD, RSST, signal, signal systems, signaling
2-aspect color-light signaling, **fig. 9-2** **9-2**
absolute [single and dual interlocking] 17-7
absolute, required with MBC, CCC or CBC 17-20
accessory decoder control 18-2
adjusting for optimal yellow aspect 14-11
with 2-lead bi-color LED, **fig. 18-17** **18-34**
with 3-lead bi-color LED, **fig.18-10** **18-25**
with RSSD, **fig. 18-12** 18-28, **18-29**
with RSST, **fig. 18-31** **18-31**
aspect constants, **fig. 18-3** **18-13**, 18-14
aspect[s], ***see also*** speed signaling ***under*** signaling 17- 5, 17-15, 17-19, 17-23, **17-24**
calculating 25-45---25-51
aspects, programming flashing aspects, **fig. 19-11** **19-16**

avoid surplus LEDs 18-11
B&O-type signals, ***see below*** color position, I/O connections 17-3
  aspect, name and indications, **table 18-2** **18-20**
  driving 18-18---8-21
block, **figs. 17-1, 17-5** 17-4ff, **17-4, 17-17**
call on 17-21
color light, **fig. 17-1** 17-4---17-5 , **7-4**
  connections to I/O ports, **fig. 18-3** **18-13**
  driving 18-13
  signaling and turnout control for a complete railroad, **fig. 12-11** **12-27**
color position, **fig. 17-1** **17-4**
  driving, **figs. 18-6** & **18-7** **18-18**, **18-19**
  light color 17-5
computer control 18-3
controlled signals 25-45
controlling with "mouse clicks" 12-11
correct placement 17-33
distant signal 17-28
diverging approach 22-29
diverging route (2nd head), **table 17-6** **17-20**
driving 10-14
  2- and 3-color signals 18-12
  B&O-type signals 18-18---8-21
  PRR-type signals 18-21---8-24
  searchlight signals using fiber optic cable 18-44
  searchlight signals using 2-lead bi-color LEDs 18-33
  searchlight signals with one light bulb & a moveable colored vane, **fig. 18-23** **18-43**
  searchlight signals with 3-lead bi-color LEDs, **fig. 18-10**. 18-24---18-33, **18-25**
  semaphore signals, **fig. 18-24** [mis-numbered as 18-23] 18-44,**18-45**
dwarf, **fig. 22-14** **22-28**, 22-29
entering signal[s] 22-31
fixed 17-2, 17-5---17-6
flashing aspect 17-19, 17-23
  generating, **fig. 18-11** 18-27, **18-28**
  representation in figures 17-14
  restriction 17-23
  with route signaling, **fig. 17-8** **17-26**
green
  representation in figures 17-14
height 17-5
fold out signal 25-45
home signal 17-6, 17-28
indication
  absolute 17-5
  color light 17-5
  color position 17-5
  permissive 17-5, 17-14
interlocking 17-6
interpreting illustrations [*e.g.*, figures 17-3 and tables 17-3 *et seq.*] 17-14
leading into dark territory 12-26
LEDs suggested for individual color lights 18-16
letter [or marker] plates 17-21, 20-3, 21-3
lunar white
  B&O restricting color position, **fig. 18-6** **18-18**
  call on 17-21
  LEDs 18-18
  representation in figures 17-14
  restricting 17-19, 17-20
  route signaling 17-21
modeling prototypes 17-31
number plates 17- 5, 17-7, 17-14, 17-19, 17-21, 20-3, 20-15, 24-13
OS [“on station” or “on the sheet”] section 14-6, 17-15, 22-1
Pennsylvania Railroad, ***see below*** position light, ***see also*** I/O connections 17-3
  aspect, name and indications, **table 18-3** **18-23**
  driving PRR-type signals 18-21---18-24
placement 17-33
post and bracket, **fig. 22-14d** **22-28**
position light, **fig. 17-1** **17-4**
  connections to I/O ports, **fig. 18-8** **18-22**

driving 18-21
protecting spur turnouts by showing block occupied [resistor] , **fig. 14-9** **14-13**
protecting turnouts under local control 12-6
red, representation in figures 17-14
resistor terminal board for mounting signals, **fig. 18-4** **18-16**
searchlight, **fig. 17-1** **17-4**
aspect constants for single & dual-head signals, **table 18-4** [3-lead bicolor] **18-26**
aspect, name and indications [speed signaling], **table 18-5** **18-27**
semaphore [Tomar Industries] 18-45
siding signals [number plate] **22-30**
single head types, ***incl.*** dimensions and year of introduction, **fig.17-1** **17-4**
take siding 22-29
terminology 17-9
testing 18-12
three head [leading into siding, **fig. 22-14f** **22-28**
train order signals 18-46
two head [interlocking] types, **fig.17-2** **17-6**
upper quadrant semaphore, **fig. 17-1** **17-4**
wiring, **figs. 18-4, 18-5** **18-16**, **18-17**
yard approach 14-6
year of signal type introduction. **fig. 17-1** **17-4**
yellow, **tables 18-8** & **18-9** **18-37, 18-38**---18-42 3-11
representation in figures 17-14
slash, backward [\], -forward [/] 8-4
using back-slash ***vs.*** forward-slash 8-11
SLEEP 15-27
QuickBASIC command
SLTG(n) or SLTGn, selector lever (number) 7-29
SM(n) or SMn, switch motor (number) 7-20
SM1; ***see also*** turnout control
assembly steps 7-4
changing duration of CD pulse to switch motor 7-3
compared to SM2, **table 7-3** **7-8**
cost, **table 11-1** **11-3**
cycling turnouts for maintenance 16-9---16-12
driving twin coil switch machines 7-1
functional block diagram, **fig. 7-1** **7-2**
I/O connections 9-5
optional wiring for control at local panel, **fig. 7-1** **7-2**
overview 10-12
parts layout, **fig. 7-2** **7-3**
parts list, **table 7-1** **7-3**
schematic, **fig. 7-1** **7-2**
software activation of local control via SM1 7-3
use with capacitor-discharge power supply 7-1
SM2 7-4---7-7
assembly steps 7-7
changing duration of CD pulse to switch motor 7-5
characteristics of switch motor power supply 7-4
compared to SM1, **table 7-3** **7-8**
cost, **table 11-1** **11-3**
cycling turnouts for maintenance 16-9---16-12
functional block diagram, **fig. 7-3** **7-5**
I/O connections 9-5
optional local panel control, **fig. 7-3** 7-4, **7-5**
overview 10-12
parts list, **table 7-2** **7-6**
parts layout, **fig. 7-4** **7-6**
schematic, **fig. 7-3** **7-5**
SMC12; ***see also*** turnout control
assembly steps 7-15---7-16
board used for photo detector circuits 2-5
cost, **table 11-1** **11-3**
driving low-current stall motors 7-12
I/O connections 9-5
internal operation 7-14
maximum current rating 7-13
overview 10-13
parts layout, **fig. 7-6** **7-13**
parts list, **table 7-6** [note: this is for one of 6 circuits on the SMC12] **7-15**

schematic, **fig. 7-7** **7-14**
TTL compatible feedback of manual turnout alignment 7-14
zener change recommendation for feedback of manual turnout alignment 7-16
SMDs
soldering in place 8-14, -15
SMINI [User's Manual, Chapter 4] 4-1---4-42
adding an R-C network to extend pushbutton-pressed time 9-31---9-32
addressing 4-11
application examples [User's Manual, Chapter 9], **fig. 9-1** **9-1**---9-30
assembly steps 4-21---4-25
automated wraparound testing 6-14
sample output, **fig. 7-4** **7-11**
USTPQB/USTPVB parameter adjustments for proper functioning 6-16
availability assembled and tested or as kits 4-9
blink modes for green status LED, **table 6-3** **6-7**
C/MRI maximum capacity 4-1
card numbering change [from previous versions] 4-8
checklist for startup and/or troubleshooting 6-10
connections
computer [RS232 & RS485], [refer to **fig. 4-2]** **4-7**, 4-8, 4-25
railroad 4-8
cost of 2 SMINI nodes ***vs.*** SUSIC 14-21
cost, **table 11-1** [see note 6] **11-3**
current demand/current load, **table 19-1** **19-5**
data checking, initialization App B-22
debugging 6-16---6-27
insert intermediate printout 7-12
start with simplest system, e.g. with RS232 6-19
design limitations on current sourcing capacity 4-17
DIP switch changes after power-up [important point] 6-10
directly connecting switch motors 7-10
distributed systems 4-1
driving 2-lead bi-color LEDs 10-14, 14-1
error codes 4-15, 6-6
functions, functional diagram, **fig. 4-3** 4-9, **4-10**, 4-11
I/O capacity 4-1
IC change for migration from IBM to Macintosh 13-2
in case of difficulty 6-16---6-27, 7-11
additional debug testing 6-19
DIP switch tests, **table 6-8** **6-22**
SMINI IC power tests, **table 6-6** **6-21**
U1 power and ground connections, **table 6-5** **6-19**
card assembly errors 6-17
program operational problems
DOS not Windows 6-17
MAXTRIES error 6-17
system hookup errors 6-17
Visual Basic programs 16-16
input display program, **fig. 7-2**, ***see also associated CDROM*** file FIG7-1.BAS 7-6, **7-7**---7-8
input display program using CALLs, **fig. 13-6**, **13-10**
see also associated CDROM file FIG13-6.BAS
input display program using Visual Basic, **fig. 16-3**, **16-6**---**16-7**
see also associated CDROM file FIG16-2.VBP & FIG16-2.FRM
input line filtering 4-9, 4-17, 4-25
optimizing RC networks 4-18
multiple node applications 4-27
example system with USB, **fig. 4-13b** **4-42**
RS232 to RS485, **fig. 4-8a** **4-27**
USB to RS232 to RS485, **fig. 4-8b** **4-27**
USB to RS422/485 to RS422, **fig. 4-8c** **4-27**
operation explained 4-11---4-15
operational status indicators 4-8
output configuration options 4-15
current sinking outputs, **fig. 4-6a** **4-15**
current sourcing outputs, **fig. 4-6b** **4-15**
output demonstration program, **fig 7-1** 7-1---7-6, **7-2**
output demonstration program using CALLs, **fig. 13-5**, **13-8**
see associated CDROM file FIG13-5.BAS
output demonstration using Visual Basic, **fig. 16-1**, 16-1, **16-2**
see also associated CDROM file FIG16-1.VBP

output testing 6-12
overview 10-9 I&A-1, 1-4
parts layout, **fig. 4-2** **4-7**
parts list, **table 4-5** 4-19, **4-20**
photo, **fig. 1-1** **1-5**
power down when removing or replacing 6-15
PIC16F877 port utilization for SMINI, **table 4-2** **4-13**
power supply connections, **fig. 4-2** **4-7**, 4-8
power supply requirements 4-8
reduced parts cost for a single SMINI, **table 11-4** [benefit of shopping] **11-8**---10-9
removing or replacing [power down] 6-15
schematic, **fig. 4-4** 4-11, **4-12**---4-15
serial interfacing example systems [component of] **fig. 4-1** **4-2**
setting baud rate 4-8
single node applications 4-26
example system with USB, **fig. 4-13a** **4-42**
RS232, **fig. 4-7a** **4-26**
USB to RS232, **fig. 4-7b** **4-26**
standalone testing 6-9
status monitoring LEDs, **table 6-3** 6-6---6-8, **6-7**
testing 10-10 6-11---6-16
transmit enable line [TXEN] 4-13, 10-7
typical variables, **table 7-1** **7-1**
wraparound display program, **fig. 7-3,** **7-9**---7-11
see also associated CDROM file FIG7-3.BAS
wraparound display program using CALLs, **fig. 13-7**, **13-11**
see also associated CDROM file FIG13-7.BAS
wraparound display program using Visual Basic, **fig. 16-3**, **16-8**---16-10
see also associated CDROM file FIG16-3.VBP
wraparound testing [automated] 6-14
SMOFF [constant, switch motor off], *in* **fig. 25-15** 24-22. **25-33**
software
availability of Visual Basic 13-2
basic software examples 2-3
change software, not wiring 13-6
converting from QuickBASIC to Visual Basic 15-20
data-base software for cost estimating and parts ordering 11-10
debugging 13-19
delay for prototypically functioning dual-control power switch software 7-39
diagnostics 16-5
easy upgrade from QBasic or QuickBASIC V4.5 to Visual Basic 13-2
examples [Basic, QBasic, QuickBASIC, Visual Basic, C, C++, Pascal] Applications Handbook **CDROM**
filtering [noise] 4-19
flexibility of control 13-14
getting assistance 15-41
initialization [constants and variables for specific programs]
3-color signaling using SMINI, **fig. 21-2** **21-6**
ABS double track with crossovers, **fig. 19-24** **19-34**
ABS single track with sidings. **fig. 19-20** **19-26**
ABS with CALL statement and SMINI, **fig. 19-8** **19-13**
ABS with SMINI, **fig. 19-7** **19-11**
ABS with Visual Basic, **fig. 19-9** **19-14**
altering processing speed 15-27
APB program flow chart, **fig. 20-6** **20-19**
APB with 2-lead searchlight signals and SMINI, **fig. 20-7** **20-21**
APB with 2-lead searchlight signals and SUSIC 20-37
APB with 3-lead searchlight signals and SMINI 20-37
block signals with flashing aspects, **fig. 19-11** **19-16**
flashing signal aspects, **fig 18-11** **18-28**
keyboard entry 15-32
main program module for CTC programming, **fig. 25-2** **25-5**
measuring reap-time loop response with an LED, **fig. 15-4** **15-24**
printing traffic ticket, **fig. 8-24** **8-38**
READIN 26-16
screen in VB5 or VB6 26-8
single track grade crossing, **fig. 8-8** **8-21**
SMINI, in **fig. 25-3** **25-16**
SUSIC, in **fig. 25-3** **25-16**
switch motors driven from SMINI [CTC example], **fig. 25-3** **25-15**
switch, lock and signal lever indication lights 25-14

TUMMAX 20-33
turnout constants, **fig. 7-19** 7-11, **7-31**
turnout control constants [CTC example], **fig. 7-24** **7-38**
turnout dual [prototypical] control, **fig. 7-25** **7-40**
turnout, preventing alignment under trains, **fig. 7-29** **7-46**
using INPUT statements, **fig. 15-8** **15-32**
using TIMER to measure program response time, **fig. 15-5** **15-25**
VB program for color-light signaling using SUSIC, **fig. 21-6** **21-17**
VB6 15-9
introduction to software 2-1
Java Model Railroad Interface (JMRI) 13-2
practical variable names 13-18
program *before* wiring ? 13-19
program examples on CDROM included with Railroader's Applications Handbook
program examples on floppy disk included with C/MRI User's Manual
read inputs first 9-29
real-time loop, **fig. 2-1** 2-1, **2-2**
real-time ***vs.*** stand-alone 15-1
recommendations 13-2, 15-6---15-9
selection for C/MRI 13-1
setup for distributed serial systems 14-3---14-6
signaling a loop of track, **fig. 2-2** **2-3**
simple, straightforward, and understandable 15-6
support, ***see*** user groups
typical programming variables, **table 19-3** **19-11**
typical real-time loop executed by C/MRI software, **fig. 13-3** 13-16
wide variety 13-2
software processing time 15-19
adding delays in real-time loop 15-27
adding delays with looptime unchanged 15-28
effect of increased RAM, **table 15-11** 15-21---**15-22**
effect of processor speed, **table 15-12** **15-22**
Visual Basic ***vs.*** QuickBASIC 15-20
solder
flux removers 1-20
higher flux solder for nuts 1-20
joints
common faults, **fig. 1-9** **1-22**
inspection and cleanup 1-20, 1-23
making, **fig. 1-8** **1-21**
low-flux solder recommended for PC boards 1-20
stations 1-19
soldering
common faults, **fig. 1-9** **1-22**
desoldering braid 1-22
directly to distributed DCCODs and/or ODs 2-20
headers to boards 2-19
multi-pin devices, installing and removing 1-22
nuts to PC boards 1-20
paste 8-14
PC card 1-19
SMDs in place 8-14---8-15
techniques, **fig. 1-8** **1-21**
tools 1-19
solenoid[s] spike suppression 9-27
speed limits 17-10
model turnouts, **table 17-2** 17-12
prototype turnouts, **table 17-1** 17-11
SPSQBC [serial protocol package, CALL version], ***see associated CDROM***
SPSQBG [serial protocol package, GOSUB version], ***see associated CDROM*** 7-7, 19-11
SPSVBM.BAS, ***see associated CDROM*** 15-2, 16-3, App C-4
SPSVBM.BAS program source listing App C-12---C-20
SPSVBM routines, **table C-1** **App C-4**
SSD
advantages 18-35
assembly steps 18-40
cleanup and inspection 18-41
cost ***vs.*** SMINI-based system 12-8
cost, **table 11-1** **11-3**
current demand/current load, **table 19-2** **19-5**

driving 2-lead bi-color LEDs, **3-6b** **3-10**, 3-11
driving 2-lead bi-color LEDs with individual red & green tweaking, **fig. 18-20b** **18-38**
driving 2-lead bi-color LEDs without individual red & green tweaking, **fig. 18-20a** **18-38**
driving 3-lead bi-color LEDs, **fig. 18-20c** **18-38**
functional description [operation] 18-36
I/O connections 9-5
oscillating searchlight signals [2-lead LEDs], 14-1
output voltage waveforms, **fig. 18-22** 18-42
parts layout, **fig. 18-21** **18-39**
parts list, **table 18-9** **18-40**
schematic, **fig. 18-19** **18-36**
truth table, **table 18-8** **18-37**
staging track control, **fig. 2-8** I&A-3, **2-8**
stall motors; ***see also*** turnout control
driving for crossing gate operation 8-1, 8-3
driving for searchlight signal operation, **fig. 18-23** **18-43**
driving for turnout control, **figs. 7-5** and **7-7** 7-8, **7-9**---**7-14**
standalone executable file, preparing 27-14
standard serial protocol subroutine (SPS) packages, **table 2-1** **2-21**
SPS descriptions and typical applications, **table 2-1** **2-21**
standardized grade crossing routine
SGCCS, ***subroutine on associated CDROM*****, fig. 8-14** **8-29**
STARTTIME# [double precision variable used with TIMER] 8-38, 15-25
STARTTIME [variable used with TIMER] 8-38, 15-25
STATIC [subroutine defining term; maintains private values between CALLs] 13-32
station order 24-7
status monitoring LEDs [SUSIC and SMINI], **table 6-3** 6-6. **6-7**
stick
crossing, **table 8-6** 8-20, **8-21**
double
single track, **fig. 8-11** 8-23, **8-25**
sequencing diagram, train proceeding thru crossing, **fig. 8-12** **8-26**
latching relay 8-21
single 8-24
vs. double stick operation 8-24
single track crossing, **fig. 8-8** **8-21**
programming for single track single stick crossing, **fig. 8-8** **8-21**
sequencing diagram, train proceeding thru crossing, **fig. 8-9** **8-22**
directional 20-5
relay 20-5
traffic 20-5
variable (index), XS(n), **table 8-21** 8-20---**8-21**
STOPTIME [variable used with TIMER] 15-25
straight line code 2-14
string variable 7-3
structured programming 2-14
SUB statements
with SGCCST 8-30
with CBPRO, **fig. 15-8** **15-30**---**15-31**
with TIMERCNT, **fig. 15-7** **15-29**
subroutines [including user-defined modules], ***see also associated CDROM***
application specific user callable subroutines, **table 16-2** **16-17**
APPLITE [user-defined module/subroutine], **table 14-2** **14-17**
function, **table 24-8** **24-24**
AUTOELOCK 25-38
function 25-38
listing, **fig. 25-17** **25-38**
CALLing a subroutine from another subroutine, **fig. 13-2** **13-3**
CBPRO [listing], **fig. 15-8** **15-30**
CLEARSTICKS 25-55
function, **table 24-8** **24-23**
listing, **fig. 25-23** **25-55**
CLRTEST(), [private subroutine example in text] 26-26
function, **table 26-3** **26-6**
CNTLELOCK 25-39
listing ***and*** function, **fig. 25-18** **25-40**
CONTROLS 25-18
function, **table 24-8** **24-24**, 25-19
listing, **fig. 25-5** **25-19**
CTCSWITCH, **fig. 25-13** 25-30

function, **table 24-8** **24-24**
listing **fig. 25-13** **25-31**
cycling switch motors, **fig. 16-5** (mislabeled 16-4) **16-12**
DIRIND, **table 26-3** **26-6**
dispatcher click event to clear signal, **fig. 27-3** **27-9**
dispatcher control of trackside signals, **fig. 27-4** **27-10**
imgS12LA_Click() [private subroutine], **fig. 27-3** **27-9**
imgS12R_Click() [private subroutine], **fig. 27-4** **27-10**
imgS20R_Click() [private subroutine], **fig. 27-7** **27-18**
independence of variable names within modules 13-3
INDICATIONS 25-56
function[s], **table 24-8** **24-23**, 25-56
listing, **fig. 25-24** **25-56**---**25-62**
subsections of INDICATIONS
calculate track light status 25-62
calculating signal lever indication light status, **fig. 25-25** **25-63**
calculating switch lever indication light status 25-65
checking for indication changes, **fig. 25-27** **25-67**
indication code scheduling 25-66
indication code transmission [scheduling availability], **fig.25-26** **25-66**
induce indication code delay, **fig. 25-29** **25-68**
select station group to be transmitted 25-66
set display indications to equal stored values, **fig. 25-30** **25-69**
store station group parameters, **fig. 25-28** **25-68**
initializing constants in a subroutine, **fig. 13-13** 13-30, **13-31**,13-32
INIT [Visual Basic] App C-6
INITRR [used defined module/subroutine] 25-14
function, **tables 24-8** & **14-2** **24-23** **14-17**
listing, **fig. 25-3** **25-15**
INPUTS ***see associated CDROM****, see also* Inputs Subroutine, **fig. B-8** 19-11 App B-26, **B-27**, C-8
lblBK_Click( ) [private subroutine in text] 26-26
OFFICEIND 25-70
function, **table 24-8** **24-23**
listing **fig. 25-31** **25-70**
option button subroutine, **fig. 16-4** (mislabeled 16-3) 16-10---**16-11**
OS1TC, OS2TC, *etc.,* **table 26-3** **26-6**
OUTPUTS ***see associated CDROM****, see also* Outputs Subroutine, **fig. B-9** 19-12 **App B-28**, C-9
PSCTRL 25-32
alterations 25-35
dual-control connections assumed, **fig. 25-14** **25-32**
function, **table 24-8** **24-23**, 25-33
listing, **fig. 25-15** **25-33**
PSIGEAST, **table 26-3** **26-6**
PSIGWEST, **table 26-3** **26-6**
QuickBASIC subroutines ***vs.*** Visual Basic subroutines [important point] 15-6
READRR [listing], **fig. 25-4** **25-17**
function, **tables 24-8, 26-2, 27-3**, **13-1** & **14-2** **24-23**, **26-5, 27-6** **13-17, 14-17**
ROUTECHECKEAST 25-41
function, **table 24-8** **24-23**
listing, **fig. 25-19** **25-43**
ROUTECHECKWEST 25-51
function, **table 24-8** **24-23**
listing, ***see associated CDROM*** 25-29
RXBYTE [serial protocol subroutine; used by INPUTS to read an input byte] 13-5, App B-29, **B-30**,
see associated CDROM file SPSQB.BAS *or* SPSVB.BAS, *see also* Receive App C-9
Byte Subroutine, **fig. B-10**
SETSTICKS 25-29
function, **table 24-8** **24-23**
listing, **fig. 25-12** **25-15**
SGCCS [listing], **fig. 8-14** **8-29**
SIGEAST, ***see CDROM*** [contained in Module3 (VBTrckSR01.BAS)] 26-4
function, **table 26-2** **26-5**
signal clearing with extensive route checking, **fig. 27-7** **27-18**
SIGNALS [example], initializing private variables in a subroutine, **fig. 13-13**, 13-30, **13-31**,13-32,
table 14-2 **14-17**
SIGTEST [listing], **fig. 16-2** **16-8**
SIGWEST, ***see CDROM*** [contained in Module3 (VBTrckSR01.BAS)] 26-22
function, **table 26-2** **26-5**
SMTEST, [listing], **fig. 16-5** [figure is mislabeled 16-4] **16-11**
SWITCHLOCK 25-36

function, **table 24-8** **24-23**
listing, **fig. 25-16** **25-37**
TIMERCNT 15-28, 25-24
accuracy 15-31
application [use] 15-30
calling 15-28
effect on real time loop 16-9
function, **table 24-9** **24-24**
listing, **figs. 15-7, 25-72** **15-29**, **25-32**
subscripted variables 15-28
updating 25-71
TIMELOCKING 25-51
function, **table 24-8** **24-23**
listing, **fig. 25-21** **25-52**
TLVPRO 25-53
function, **table 24-8** **24-23**
listing, **fig. 25-22** **25-53**
TRAFFIC, ***see CDROM*** [contained in Module3 (VBTrckSR01.BAS)] **26-5**
changing TRAFFIC subroutine **27-11**
function, **tables 26-2**, **27-3** & **14-2** **26-5**, **27-6** **14-17**
TRKCOLOR, **table 27-4** **26-6**
track segment color modifications **27-11**
TSIGEAST **27-6**
function, **table 27-3** **27-6**
TSIGWEST, **table 27-3** **27-6**
function, **table 27-3** **27-6**
TURNOUTS, ***see CDROM*** [contained in Module3 (VBTrckSR01.BAS)] **27-6**
function, **tables 26-2** & **13-1** **26-5** **13-17**
TURNSEG, **table 26-3** **26-6**
TXPACK [serial protocol subroutine; used by INIT, INPUTS and OUTPUTS to formulate and transmit data packet from PC to interface hardware] ***see associated CDROM*** file SPSQB.BAS or SPSVB.BAS, **table B-6, fig. B-7** 13-5, **App B-13,** B-31, **B-32**, C-11
user-invoked subroutines for programming CTC, **table 24-8** **24-23**
visual basic application specific user callable subroutines
railroad interface, **table 26-2** **26-5**
screen graphics, **table 26-3** **26-6**
trackside signal subroutine with dispatcher clearance modifications, **fig. 27-5** **27-13**
Visual Basic subroutines ***vs.*** QuickBASIC subroutines [important point] 15-6
WRITERR, ***see CDROM*** [contained in Module3 (VBTrckSR01.BAS)] 25-72
function, **tables 24-8**, **13-2** & **14-1** **24-23** **13-17**, **14-17**
listing, **fig. 25-33** **25-72**---**25-74**
subscript out of range 12-11
substitution
parts, ***see*** parts substitution
substituting transistors, **table 10-2** **10-8**
substituting DCC booster for DC cab, **fig. 5-24** **5-31**
Sunset Valley Oregon System and Electronics Overview [CDROM\SVOS and Electronics Overview]
super mini-node interface card [Chapter 4], ***see also*** SMINI 4-1---4-42
super universal serial interface card [Chapter 10], ***see also*** SUSIC
supplier addresses
All Electronics Corporation [general electrical parts] 10-5
Demar Electronics [general electrical parts] 10-5
Digi-Key Corporation [electronic parts] 10-4
EASEE Interfaces LLC [kits, assembled and tested C/MRI boards] 10-4
Jameco Electronics [electronic parts] 10-4
JDR Microdevices [general electrical parts] 10-5
JLC Enterprises, Inc [User's Manual, Applications Handbook, C/MRI PC boards] 10-3 1-1
Mouser Electronics [electronic parts] 10-4
SLIQ Electronics LLC [kits, assembled and tested C/MRI boards] 10-4
surface mounted devices; ***see*** SMDs
SUSIC [User's Manual, Chapter 10], ***see also*** USIC 10-1
addressing 10-2
application examples [User's Manual, Chapter 12] 12-1---12-39
assembly steps 10-11---10-14
automated wraparound testing 6-14
USTPQB/USTPVB parameter adjustments for proper functioning 6-16
availability 10-1
avoiding damage 11-4
blink modes for green status LED, **table 6-3** **6-7**
capability 10-1

checklist for startup and/or troubleshooting 6-10
compared to SMINI 10-1
configuring SUSIC/USIC-based nodes 12-1---12-3
cost ***vs.*** 2-SMINI nodes 14-21
cost, **table 14-2** **14-15**
current demand/current load, **table 19-1** **19-5**
debugging 6-16---6-27
start with simplest system, e.g. with RS232 6-19
DIP switch changes after power-up [important point] 6-10
do-it-yourself ***vs.*** assembled and tested cost 11-3
expansion capability ***vs.*** SMINI 14-24
functions, **fig. 10-2** **10-4**, 10-5
and high density I/O requirements 10-10
IC change for migration from IBM to Macintosh 13-2
in case of difficulty 6-16---6-27, 12-15
additional debug testing 6-19
DIP switch tests, **table 6-8** **6-22**
SUSIC IC power tests, **table 6-7** **6-21**
U1 power and ground connections, **table 6-5** **6-19**
card assembly errors 6-17
program operational problems
DOS not Windows 6-17
MAXTRIES error 6-17
system hookup errors 6-17
Visual Basic programs 16-16
input display program, **fig. 12-4,** 12-11---12-14, **12-12**
see also associated CDROM file FIG12-4.BAS
input display program using CALLs, **fig. 13-9**, **13-14**
see also associated CDROM file FIG13-9.BAS
input display program using Visual Basic, **fig. 16-6**, **16-13**---**16-14**
see also associated CDROM file FIG16-6.VBP
node
arrangement recommended 12-1
capacity 16-5
operation explained 10-1---10-9
output demonstration program, **fig.12-3,** 12-8, **12-10**
see also associated CDROM file FIG12-3.BAS
output demonstration program using CALLs, **fig.13-8,** **13-13**
see also associated CDROM file FIG13-8.BAS
output demonstration using Visual Basic, **fig. 16-5**, **16-12**---**16-13**
see also associated CDROM file FIG16-5.VBP
output testing 6-11---6-16
overview 10-10 I&A-1, 1-4
parts layout, **fig. 10-1** **10-2**
parts list, **table 10-3** **10-9**
photo, **fig. 1-2** **1-6**
PIC16F877
actions in communication, **table 10-2** **10-9**
port utilization for SUSIC, **table 10-1** **10-7**
power connections 10-3
removing or replacing [power down] 6-15
serial interfacing example systems [component of] **fig. 4-1** **4-2**
schematic, **fig. 10-3** 10-5, **10-6**
status monitoring LEDs 6-6---6-8
transmit enable line [TXEN] 10-7
variables used in application programs, **table 12-5** **12-9**
wraparound display program, **fig. 12-5**,***see also associated CDROM*** 12-13, **12-14**
file FIG12-5.BAS
wraparound display program, **fig. 13-10**, ***see also associated CDROM*** **13-15**
file FIG13-10.BAS
wraparound display program using Visual Basic, **fig. 16-7**, **16-15**---**16-16**
see also associated CDROM file FIG16-7.VBP
wraparound testing [automated] 6-14
suspend reading C/MRI inputs 26-15
SW(n), [westbound signal (n) 2-3
swing outs, **fig. 22-14b** **22-28**, 22-29
switch
control [power switch control subroutine] 25-32
electrical
contact [SPST, pushbutton] switch for C/MRI input, **fig. 3-1a** **3-2**

DIP switch insertion 1-18
multi-position panel switch for C/MRI input, **fig. 3-1b** **3-2**
toggle switches **3-4**
current sinking, **fig. 3-3a** **3-4**
current sourcing, **fig. 3-3b**
transistor switch
for C/MRI input, **fig. 3-1c** **3-3**
for C/MRI output, **fig. 3-2** **3-3**
machine
switch machine control card, dual input; ***see*** SM1
switch machine control card, single input; ***see*** SM2
motor[s]
control card; ***see also*** turnout control, SMC12 14-14, 14-17
example hookup for switch motor control, **fig. 12-12** **12-28**
driving; ***see*** turnout control
Switchmaster 7-12, 7-13, 14-1
Switch Tender (Micro Mark) 7-12, 7-13
testing, ***see*** subroutines, SMTEST
track
changing alignment, **table 24-4** **24-11**
correspondence, **figs. 7-25** and **7-26** 7-40, **7-41, 7-42**, 7-43
electric switch lock 23-2
spring switch 20-3
system configuration 14-14, 15-10
system
cost 1-25
checkout using computer 16-5
design; ***see also*** cost tradeoffs
comparing operational design characteristics, table 14-14 14-29---14-30, **14-30**
cost estimate for full-fledged CTC implementation [single SUSIC node], **table 14-2** **14-15**
CTC signaling with graphic-based system, **table 14-4A** **14-18**
CTC signaling with manually operated turnouts at passing sidings, **table 14-3A** 14-16---14-17, **14-17**
CTC signaling without dispatcher's CTC panel, **table 14-4A** **14-18**
CTC signaling without separate OS sections, **table 14-5B** **14-19**
CTC: dual node approach [SUSICs], **table 14-8** **14-22**
CTC: fully-distributed approach [panel SUSIC and distributed SMINIs] 14-23---14-25
CTC: using a separate serial node for dispatcher panel 14-22---14-23
CTC: simplifying to reduce cost 14-15
defining desired C/MRI functions 14-1
defining devices to be read and/or controlled 14-1
defining interface I/O requirements 14-3---14-7
defining required ergonomics 14-1---14-3
efficiency and speed 15-15
full APB signaling with single SUSIC node, **table 14-6A** 14-19---14-21, **14-21**
full APB signaling with two SMINI nodes, **table 14-7** **14-21**
full implementation of CTC signaling with dispatcher's panel, **table 14-1** 14-14---14-16, **14-14**
identifying key operational features 14-5---14-7
identifying needed C/MRI components 14-5---14-7
planning dispatchers CTC panel 14-7---14-10
railroad design concepts 14-5
initialization, general 20-25
initialization, CTC 25-5
reliability 1-25
repair service 1-25
response time 15-10
baud rate and number of SMINI nodes, **table 15-6** **15-16**
DLE processing 15-15
examples from SVOS 15-17---15-23
extending pushbutton pressed time 9-31
parallel and serial response time comparison, **table 15-2** **15-10**
serial I/O time and number of SMINI nodes, and baud rate, **fig. 15-1** **15-16**
serial I/O time and real time loop response 15-17
serial I/O time using SMINI-only nodes 15-15
serial I/O time worksheet for SVOS 7-node system, **table 15-8** **15-18**
serial I/O time, calculating 15-11---15-17
serial I/O time, worksheet for calculating, **table 15-3** **15-13**
troubleshooting 1-24
TTTTT
TB( ), [transmit byte buffer in serial protocol subroutines] **tables 12-5 & B-7** **12-9, App B-14**

TD(nn) [TIMERCNT variable, time delay (index)], **table 15-14**, **figs. 15-7** and **15-8** **7-29**, **7-30**, 7-39---7-40
TD(nn)
application, **fig. 15-8** **15-30**
grade crossing timeout 8-28---8-31
prototypical turnout control 7-39---7-40
TIMERCNT variable, **tables 15-14** & **25-5** 15-28---15-31, **15-29, 25-24**
utilization in CTC example, **table 25-6** **25-25**
TERM12
overview 10-14
connecting to I/O 9-5
R12TERM, **fig. 18-4** **18-16**
terminal board, ***see*** TERM12, R12TERM, RTERM12
terminal crimping tool
using, **fig. 9-2, *see also*** making I/O connections 9-3
terminal strips
terminals
crimping, **fig. 9-2** **9-3**
testing C/MRI nodes [CDROM\CMRITest_BETA_20110714]
test meters 1-24
TEST32
assembly 6-1
availability 6-2
cost-benefit of TEST32 card 12-4
cost data for cards and parts, **table 11-1** **11-3**, 12-4
important point 6-3
overview 10-10---10-11
parts layout, **fig. 6-1** **6-2**
testing the card 6-4
testing
continuity 1-24
COUT24 App F-5
DIP switches
DOUT32 and DIN32, **table 6-10** **6-26**
tests, **table F-3** **App F-6**
SMINI and SUSIC, **table 6-8** **6-22**
resistance 1-24
serial-based nodes [User's Manual, Chapter 6] 6-1---6-27
voltage[s] 1-24
DOUT32 and DIN32 ICs, **table 6-11** **6-26**
RS485 ICs, **table 6-9** **6-24**
SMINI ICs, **table 6-6** **6-21**
SUSIC ICs, **table 6-7** **6-21**
time constant [filter time constant, RC network time constant] 4-18
time delay parameter utilization, **table 25-6** **25-25**
time delay counter, ***see*** subroutines, TIMERCNT
time locking, **table 24-1** 8-36, 24-3, **24-5**
and grade crossing warning systems 8-36
important points 24-12
time locking value 8-36. 24-12
time locking value
see TLV
time[d] release 23-6
time table and train order operations, implementing 18-46
TIMER [function of BASIC, QuickBASIC, Visual Basic, *etc.*] 15-24, 27-22
controlling animation devices 15-26
best use 15-25
delays 15-28---15-31
driving a fast time clock 15-26
driving flashers 15-26
measuring code execution speed, **fig. 15-6** **15-26**
measuring program response time, **fig. 15-25** 9-31, 15-25---15-26
measuring real time loop response, **table 15-9** **15-19**---15-20
measuring time a train blocks a grade crossing 8-37
printing a traffic ticket if crossing blocked longer than permitted by local ordinance 8-38
reset at midnight 8-38
subroutine on associated CDROM 8-37
TIMEOUT [variable with TIMER] 15-27
TIMERCNT [subroutine listing], **fig. 25-32** **25-72**
application 15-30
delay for tumble down 20-9

general use 15-28---15-31
grade crossing control 8-27
multiple asynchronous time delays, **fig. 25-32** **25-72**
prototypically functioning dual-control power switch 7-39
subroutine on associated CDROM 7-39ff, 8-27
use in maintenance subroutines 16-9---16-12
TLV
programming for automatic electric lock between facing points of OS sections 23-25
programming for crossing embedded within CTC OS section, **fig. 8-23** **8-37**
Torquemaster (TA Studios)
driving switch motors 7-12, 7-13
Tortoise (Circuitron)
accessory contacts activate electromagnetic uncoupler 7-17
accessory contacts jumper turnout frog 7-17
accessory contacts report turnout alignment with ATC, CBC. and CCC 7-20, 7-24, 7-29---7-30
cost compared to twin-coil switch machines 7-17
current demand/current load, **table 19-2** **19-5**
DPDT contacts to indicate turnout alignment 21-5
driving switch motors, **fig. 14-7** 7-12, 7-13, 7-16, **14-7**
operating grade crossing gate 8-2
replace throw wire 7-16
TP [software pointer, indicating byte to be transferred], **table B-7** **App B-14**
track circuit, defined, **fig. 22-13** **22-27**
track circuit, prototype 2-1---2-4
track segment color modifications **27-11**
track diagram displays, ***see also*** graphics display, and
program examples on associated CDROM 15-38
additional approaches 15-38---15-39
driving track diagram graphics, **fig. 16-19** **16-39**, **16-40**, 16-41
dynamic graphic display 12-11
dynamic track diagram [simplified, B/W], **fig. 26-1** **26-2**
dynamic track diagram displays 16-37---16-42
example, **fig. 16-18** **16-38**
generating 16-39
track: leakage resistance 3-6, 3-7
factors influencing 3-10
track model board 22-16
track plans [for program and other examples]
3-aspect color-light signaling, **fig. 9-11** **9-19**
3-color signaling with dual-head signals leading into passing sidings, **fig. 21-1** **21-3**
ABS not providing overlay protection for opposing movement between sidings [example], **fig. 19-15** **19-19**
ABS signaling on single track for bi-directional operation, **fig. 19-17** **19-21**
ABS signaling set up for double and single track operation, **fig. 19-1** **19-1**
APB permits opposite direction traffic on single track, [example of how] **Fig. 20-4** **20-11**
APB signals functioning with single track and passing sidings [example], **fig. 20-3** **20-8**
approach overlap nullification for following movements, **fig. 20-19** **20-45**
approach overlap protection at signal 143, **fig. 20-18** **20-43**
APB and CTC differences in traffic locking, **fig. 24-1** **24-14**
automatic electric locks with releasing sections [example locations], **fig. 23-14** **23-23**
automatic unlock requests [examples of different responses], **fig. 23-2** **23-7**
block signals used for ABS programming, **figs. 2-6** & **19-2** **19-6** **2-7**
comparison between ABS and APB signaling for single track with passing sidings, **fig. 20-1** **20-1**
comparison of five-indication versus three-indication signaling, **fig. 17-6** **17-18**
controlled electric locks [example locations], **fig. 23-17** **23-28**
CTC ***vs.*** ABS/APB signal, rail gap and occupancy detector placement at passing siding turnout, **fig. 21-4** **21-14**
CTC-based 3-color signaling [prototypical], **Fig. 21-5** **21-16**
CTC controlled crossover, typical panel layout for handling, **fig. 22-8** **22-21**
CTC controlled double crossover, typical panel layout for handling, **fig. 22-9** **22-22**
CTC field installation and equivalent panel layout for US&S machine, **fig. 22-6** **22-15**
CTC panel layout for foreign rail crossings, **fig. 22-11** **22-24**
CTC panel layout for handling multiple route OS sections, **fig. 22-10** **22-23**
CTC system with traffic locking applied, **fig. 24-2** **24-15**
danger resulting from using ABS signaling on single track with bi-directional traffic, **fig. 19-14** **19-18**
difference in traffic locking with APB and CTC, **fig. 24-1** **24-14**
dispatcher controlled electric lock, **fig. 23-3** **23-9**
double track ABS with hand controlled crossovers [example], **fig. 19-23** **19-32**

dynamic track diagram monitor display [simplified B/W rendition], **fig. 26-1** **26-2**
following movements within APB territory on single track, [example **fig. 20-5** **20-14**
grade crossing control imbedded within APB signaling, **fig. 8-16** **8-32**
grade crossing control imbedded within CTC signaling – at end of siding, **fig. 8-19** **8-34**
grade crossing control imbedded within CTC signaling – at OS section, **fig. 8-21** **8-36**
grade crossing control imbedded within CTC signaling – within a siding, **fig. 8-17** **8-33**
implementing early tumble-down, **fig. 20-15** **20-41**
including double approach for added safety, **fig. 20-17** **20-43**
justification for adding flashing aspects with route signaling, **fig. 17-8** **17-26**
loop track signals, **figs, 2-2** & **9-1** **2-3**, **9-1**
loop track with 2-aspect color-light signals, **fig. 12-6** **12-17**
modern dispatcher graphics display [simplified B/W rendition], **fig. 27-1** **27-4**
modern dispatcher graphics display with "zoom-in" screen simplified B/W rendition], **fig. 27-6** **27-16**
multi-node setup for controlling signals and turnouts – nodes 0, 1, 2 & 3, **fig. 14-3** **14-7**
opposing trains approaching passing siding without added protection, **fig. 20-16** **20-42**
OS section field configurations [typical], **fig. 22-14** **22-28**
passing sidings employed within double track ABS territory, **fig. 19-22** **19-30**
power gaps versus signal gaps at passing siding turnouts for ABS, APB and CTC, **fig. 19-18** **19-23**
protecting opposing trains simultaneously entering same section of single track, **fig. 20-14** **20-40**
route signaling application examples, **fig. 17-9** **17-29**
sensing directional information within APB territory – setting and clearing the traffic stick, **fig. 20-2** **20-5**
signal blocks, signals and turnout numbering, **fig. 12-1** **12-3**
signal implementation systems, **fig. 17-4** **17-13**
signaling and turnout control for complete railroad using color-light signals, **figs. 12-11** & **12-2** **12-12** **12-27**
single track bi-directional ABS territory [example], **fig. 19-19** **19-24**
software diode matrix example, **fig. 7-27** **7-45**
speed signaling application examples, **fig. 17-7** **17-24**
staging yard throat, **fig. 2-8** **2-8**
track and turnout graphics, **fig. 26-3** **26-10**
traffic locking applied to CTC system, **fig. 24-2** **24-15**
traffic stick set or not set [impact simplified], **fig. 24-3** **24-17**
track section, defined, **fig. 22-13** **22-27**
track selection pushbuttons 27-18
track warrant control [TWC] 22-5---22-6
trackside signal code modification 27-13
TRAFFIC, **table 13-1**, **FIG. 13-11d** ***see also*** TRAFFIC ***under*** subroutines **13-17**, **13-25**
indication lights 22-16
locking, **table 24-1** 24-3---**24-5**
CTC ***vs.***. ABS, **fig. 24-1** 24-13, **24-14**
important points 24-13
traffic, running against the current of 19-18, 19-30, 19-32---19-33
traffic stick[s]
APB 20-4
clear sticks [subroutine] 25-55
important points 24-16, 24-17
APB 20-4
24-16
resetting, **fig. 20-2d** **20-5**
set sticks [subroutine] 25-29
set ***vs.*** not set [impact of], **fig. 24-3** **24-17**
setting [APB] 20-27ff
setting and clearing [resetting], **fig. 20-2** **20-5**
setting at block signal boundary, **table 20-1** **20-6**
understanding [APB] 20-6
train
inferior train
defined 19-4
clearing for superior trains 19-4
movement in APB territory [example, single track and passing sidings], **fig. 20-3** 20-6---20-10, **20-8**
numbers 19-4
orders
common forms 22-4
examples and forms of train orders [forms A, C, and E], **table 19-1** **19-4**, 19-5
form [example from SV Oregon System], **fig. 22-1** **22-4**
form B 19-31

format 22-3
progress, monitoring 22-1
protection, ***see*** protection
superior
defined 19-4
passing 19-32
Train Dispatcher 3.5 27-2
transmit enable line [TXEN] 4-13, 10-7
transistor
limitations 3-5
protection from inductively induced voltage spikes 9-27
switch, **fig. 3-2** **3-3**
transmission delay ***vs.*** baud rate 7-12, 7-13
transmitting message to C/MRI node App B-25
tricolor block signal, ***see also*** signal, signals, signaling
single head tricolor signal, **fig. 17-1** **17-4**
troubleshooting 1-24
TSTDEL, [test delay] 16-11
TT&TO ***see*** time table and train order operations
tumble down 20-9
and direction of travel 20-12
early tumble down [simultaneous opposing movements] 20-40
implementing, **figs. 20-15** and **20-16** **20-41**, **20-42**
programming [ABS] 20-29, 20-30
programming [APB] 20-33
and slow release repeater relays 20-9
terminology [origin] 20-9
TIMERCNT for signal delay 20-9
and traffic stick 20-16
TULC, [turnout under local control], **table 7-7** **7-20**
TUN, [computer-controlled turnout in normal alignment], **tables 7-4, 7-5, 7-7** **7-10, 7-11, 7-20** 2-9
TUR, [computer-controlled turnout in reverse alignment], **tables 7-4, 7-5, 7-7** **7-10, 7-11, 7-20** 2-9
Turbo C 2-12
Turbo Pascal 2-12
turnout alignment
computer control 14-1
detecting turnout alignment for spur, **fig. 14-9** **14-13**
feedback of turnout alignment 7-3, 7-21, 7-24
feedback requirement with CCC, CBC, ATC 7-24, 20-18
feedback with manual control 7-16
grade crossing control as a function of turnout alignment 8-31
graphic display [status] 15-38, 26-17
Indication 15-35
initialize turnout constants, **fig. 7-19** **7-33**
maintenance 16-9---16-11
prevent aligning turnouts under a train, **fig. 7-29** **7-46**, 12-5
protection of spur turnouts in ABS and APB territory 23-1
protection of spur turnouts in CTC territory 23-2
prototypical hierarchy of turnout operation, control and protection, **table 7-10** **7-26**
resistive shunt 7-27
software diode matrix for turnout alignment, **figs. 2-9** & **7-28** **7-45** I&A-3, **2-8**, 2-9
Switch Tender shorts during alignment 7-12
test alignment feedback 16-12
Tortoise contacts for actual turnout alignment, **table 7-11** 7-21, **7-28**, 12-4
turnout alignment constants, **fig. 7-19** 7-11, **7-33**
turnout protection by signaling software under manual control 14-27
turnout control 7-1---7-46 2-8
and 3-aspect color-light signaling with SMINI, **fig. 9-14, *see also* *associated CDROM*** file FIG9-14.BAS **9-23**---**9-25**
and 3-aspect color-light signaling with SUSIC/USIC, **fig. 12-13, *see also* *associated CDROM*** file FIG12-13.BAS **12-29**---**12-35**
autonomous control by local train crew ***vs.*** control by central authority 7-19
computer response to control pushbutton 15-11
directly connected switch motor. **fig. 3-8, table 3-1** 3-11, **3-12**
directly connected switch motor with local control 7-19
driving
higher-current stall motors 7-12
low current stall-type motors 7-8
stall motors directly, **fig. 7-5a** 7-8---7-11, **7-9**
stall motors via the SMC12 card, **figs. 3-9, 7-5b** & **14-7** **7-9**, 7-11, **14-12** **3-13**

twin-coil switch machines 7-1
dual-control fascia plate,
separate selector and hand-throw toggles, **fig. 7-16** **7-31**
software activating single toggle, **fig. 7-11** **7-23**
train crew activating single toggle, **fig. 7-13** **7-25**
using key switch, **fig. 7-16** **7-32**
dual-control switch motors 7-18---7-44
dual-control switch motors, handling on the CTC panel 22-26
dual-control
local crew activating, **figs. 7-15 and 14-8** **7-30**, 14-11, **14-12**
separate toggles for selector and hand-throw levers, **fig. 7-14** **7-29**
software activation of local control, **figs. 7-8, 7-9** & **3-10** **7-20, 7-21** **3-14**
feedback of turnout alignment 7-3, 7-21, 7-24, 12-4
with CCC, CBC, ATC 7-24
under local control 12-6
graphics display toggles 26-20
hardware and software logic
direct drive stall motors, **table 7-4** **7-10**
dual control , **tables 7-7** & **3-3** **7-20** **3-15**
dual control with SMC12 [single toggle], **tables 7-8** & **3-4** **7-22** **3-16**
dual control with SMC12 [single toggle], **table 7-9** **7-23**
hierarchy of turnout characteristics, **table 7-10** **7-26**
higher-current switch motors: Switch Tender (Micro Mark) 7-12
higher-current switch motors: Torquemaster (TA Studios) 7-12
I/O requirements for control pushbuttons/toggles, **tables 12-13**---**12-15** **12-13**---**12-15**
initializing turnout constants 7-11
interface for Burgett dual control key switch, **fig. 7-18** **7-33**
local 7-2---7-5, 7-18---7-20
local crew activated dual control switch motors 7-24 3-16
local with SMC12 and software activating, **figs. 7-9 and 7-10** **7-21, 7-22**
local with SMC12 and train crew activating single toggle, **figs. 3-12** & **7-12** **7-24** **3-17**
local, software activating 7-19, 7-20
low-current switch motors: Switchmaster 7-12
low-current switch motors: Tortoise (Circuitron) 7-12
manual operation of computer-controlled turnouts 7-19---7-36
modular programming for signaling and turnout control 13-17---13-28
optional manual control by SM1at local panel, **fig. 7-1** **7-2**
power switch control utility subroutine, ***see*** PSCTRL
preventing aligning turnouts under a train, **fig. 7-29** **7-46**
prototypical (chapter 7) 7-1---7-46
setting signals to protect turnouts under local control 12-6
and signaling example, **fig. 12-2** **12-12**
simulating prototypical dual-control switch motors 7-18
single toggle approach to local and computer control 7-18
SMC12
using SMC12 card, **fig. 3-9, table 3-2** **3-13**, **3-14**
local control and software activating, **figs. 7-9 and 7-10** **7-21, 7-22**
local control and train crew activating single toggle, **fig. 7-12** **7-24**
switch in- or out-of-correspondence 7-43
toggle switches [graphics display] 26-20
track plan for software diode matrix example, **figs. 2-8, 7-27** & **9-11** **7-45** **2-8, 9-19**
typical connections for dual power switch operation, **fig. 7-23** **7-37**
using accessory decoders 7-17
using SM1 and SM2 cards 7-1
using software diode matrix 7-44
turnout speed restrictions 22-30
TURNOUTS [user-defined module/subroutine], **tables 13-1** & **14-2**, **fig. 13-11c** **13-17**, **13-24**, **14-17**
TWC ***see*** track warrant control
TXPACK [serial protocol subroutine; used by INIT, INPUTS and OUTPUTS to formulate and transmit data packet from PC to interface hardware] ***see associated CDROM*** file SPSQB.BAS or SPSVB.BAS, **table B-6** 13-5, **App B-13**, C-11
type-declaration characters; ***see*** **table 15-13**
UUUUU
UA [USIC node address (range 0 to 127)], **tables 7-1, 12-5, & B-7** **7-1**, **12-9, App B-14**
uncoupling
using Tortoise contacts to link uncoupler to aligned track 7-12, 7-17, 7-34
computer controlled 2-5
magnet bus wiring, **table 9-5** **9-7**
Union Switch & Signal (US&S) CTC Machine, **fig. 22-6**, ***see also under*** CTC panel 22-14, **22-15**
unique data checking, SMINI initialization App B-22

unique data checking, SUSIC/USIC initialization App B-23
universal serial test program [USTPQB], ***see also*** **Appendix D** 10-1 6-1ff, 6-11
USTPQB.BAS [QuickBASIC version], ***see associated CDROM or*** **Appendix D**
USTPVB.VBP [Visual Basic version], ***see associated CDROM or*** **Appendix D**
unlock / lock [automatic electric lock]
protocol [flowchart], **fig. 23-1** **23-5**
request, possible responses, **table 23-1** **23-4**
request, example responses, **fig. 23-2** **23-7**
unpacking 8-2
backslash integer divide required 8-6
inputs 19-28, 21-22
procedure 8-6
real-time loop including unpacking and packing of I/O bytes, **fig. 8-1** **8-2**
understanding unpacking 8-3
USB ***see above note*** in the introduction to this index
converter cables 1-11, 1-14
COMORT error 4-39
USB to RS232 converter cable 4-2, 4-3
USB to RS422/485 converter cable 4-3
commercial cable converters
brands compared 4-35
DB9 interconnections for some newer models 4-35
driver adjustments [latency time, compatible interrupt, *etcetera*] 4-36
loop timing test for different computers and port connections, **table 4-9** **4-37**
performance variability [software and system-related?] 4-34
real-time loop sluggish 4-35
useful design features 4-34
user data 4-37
interface standard 4-1, 4-3
“real” ***vs.*** “virtual” RS232 ports 4-39
key points 4-39
performance degradation [limitations] 4-3
serial interfacing example systems, **fig. 4-13** **4-42**
transparency 4-39
transfers
control 4-40
interrupt 4-40
isochronous 4-40
bulk 4-40
user feedback 13-5---13-7
user’s manual changes [older appendices moved to CDROM] I&A-5
user groups
see websites
C/MRI user’s group 1-2, 1-9,10-5
USIC, ***see also*** SUSIC
24-bit cards [only] 12-3, App G
avoid damage 11-4
blink modes for green status LED, **table 6-4** **6-9**
blink modes for red & yellow status LEDs
calculating serial I/O time 15-12---15-19
changing computers 13-2
current demand/current load, **table 19-1** **19-5**
distributing I/O using multiple nodes, **fig. 16-1** **16-4**---16-5
input display program, **fig. 12-4** 12-11---12-14
see also associated CDROM file FIG12-4.BAS **12-12**
output demonstration program 12-8
output display program, **fig.12-3, *see also associated CDROM*** file FIG12-3.BAS **12-10**
parts layout, **fig. G-2** **App G-4**
parts list, **table G-1** **App G-5**
power tests, **table G-2** **App G-6**
schematic, **fig. G-1** **App G-2**
serial and parallel response time comparisons, **table 15-2** **15-10**---15-11
superseded by SUSIC 10-16
transmission delay ***vs.*** baud rate 7-12, 7-13
variables used in application programs, **table 12-5** **12-9**
VVVVV
variables, ***see also individual listings***
availability to main program and subroutines 2-20
BAUD 100 [USIC variable],. **table 7-1** **7-1**
BK(nn) [block nn occupancy status (OCC,CLR)], **table 19-3, fig. 21-2** **19-11**, **21-5**

CLR [block (nn) clear], **table 19-3, fig. 21-2** **19-11**
vs. constants 2-16
COMPORT [USIC variable],. **table 7-1 & B-7** **7-1, App B-14**
CTC primary variables, **table 24-6** **24-19**
DL [USIC variable],. **table 7-1** **7-1**, 7-3, 7-6
DRK [dark = 0 (binary 000)], **table 19-3, fig. 21-2** **19-11**, **21-5**
defining variables 15-4 2-13
definitions, ***see specific listings. see also*** **table 24-6** for CTC primary variables
DOT [direction of travel], **fig. 21-2** **21-5**
DOTnn variables, **table 27-5** **27-10**
global variables 2-15, 13-3
COMMON SHARED 13-4---13-7
DIM SHARED 13-4---13-7
for use with Visual Basic subroutines, **fig. 15-5** **15-12**
retain past value when subroutine CALLed again 13-32
grade crossing control, **table 8-6** **8-21**
GRN [green = 1 (binary 001)], **table 19-3, fig. 21-2**
globalizing variables 15-9
IB( ) [SUSIC/USIC/SMINI variable],. **table 7-1** **7-1**, 7-7
independence of variable names within modules 13-3
initializing [general] 12-37
initializing count variable, **fig. 15-3** **15-23**
integer variables 15-25
keeping contiguous variable bits together 8-38
listing variables 8-38
MAXBUF, setting [MSComm variable] 15-14---15-15
MAXTRIES [USIC variable],. **table 7-1** 2-13, **7-1,** 7-4
memory location 2-13
missing variables 15-4
naming variables 13-18 2-13
NDP$ [SMINI/SUSIC/USIC variable], **table 7-1** **7-1**, 7-4, 12-3
setting values, **table B-2** **App B-7**
NI [SUSIC/USIC variable], **table 7-1** **7-1**, 7-4
NO [SUSIC/USIC variable], **table 7-1** **7-1**, 7-4
non-contiguous numbering 2-14
non-subscripted 24-20
COMMON SHARED 13-4
NS [SMINI/SUSIC/USIC variable],.**table 7-1, table B-3** **7-1**, **App B-8**
OB( ) [SUSIC/USIC variable], **table 7-1** **7-1**, 7-3
OCC [block (nn) occupied], **table 19-3, fig. 21-2** **19-11**, **21-5**
passing arguments/variables 8-29---8-30 13-3
primary variables for CTC defined, **table 24-6** **24-19, 24-20**
private variables 13-7
maintaining values between subroutine CALLs 13-32
programming variables, **table 19-3, fig. 21-2** **19-11**, **21-5**
vs. branch-to labels 9-26
RED [red = 4 (binary 100)], **table 19-3, fig. 21-2** **19-11**, **21-5**
REDRED 2-13
scope and lifetime of Visual Basic variables, **table 15-1** **15-11**
SE(nn) [signal at east end of block nn], **table 19-3, fig. 21-2** **19-11**, **21-5**
SIG( ) 2-14
SIGNAL 2-13
SM [switch motor] 2-13
SMINI related variables, **table 7-1** **7-1**
SW(nn) [signal at west end of block nn], **table 19-3, fig. 21-2** **19-11**, **21-5**
shorter variable names 13-18
string variables 15-33---15-34
subscripted variables 15-28, 24-20 2-13
DIM SHARED 13-4
SUSIC/USIC variable for application programs, **table 12-5** **12-9**
TB( ) [USIC variable],. **table 7-1** **7-1**, 7-3
TU(nn) [alignment for turnout nn (TUN, TUR)], **table 19-3, fig. 21-2** **19-11**, **21-5**
TUN [turnout route normal = 0], **table 19-3, fig. 21-2** **19-11**, **21-5**
TUR = turnout route reversed = 1, **table 19-3, fig. 21-2** **19-11**, **21-5**
TURNOUT 2-13
type declaration characters, **table 15-13** **15-25**
typical program variables, **table 19-3** **19-11**
UA [USIC mode address], **table 7-1** **7-1**
underscores in variable names 2-13
variable names 13-18

YEL [yellow = 2 (binary 010)], **table 19-3, fig. 21-2** **19-11**
VB.net 15-3
usage and availability, **table 15-1** 15-2 15-4
viewing the Visual Basic project explorer window 15-10
Visual Basic 5 and 6
usage and availability, **table 15-1** 15-2
Visual Basic 5.0
downloadable corrections needed 5-5
MSComm needs downloadable SP3 update 15-3
RXBYTE changes 15-4
XMComm option 15-4
Visual Basic, Visual Basic 6.0, VB6.0, ***see also*** graphics display 15-8---15-9 2-11
adding
module[s] 16-5
MSComm
to project 16-6
to toolbox 16-6
SPSVBM.BAS to project 16-5
text boxes 16-31---16-33
additional references 15-16
advantages compared to QuickBASIC V4.5 2-11
availability 5-5
avoid running other applications simultaneously to maximize C/MRI time 15-15
code
self-generated and user-generated 15-7
source code for module 2 [FIG16-16.BAS] **16-**
coding for Com_Baud form, **fig. 16-12** **16-31**
com port and baud rate buttons—caption and name, **table 16-4** **16-30**
command button, creating 16-3---16-4
commands, ***see*** BASIC commands
converting a QuickBASIC program to Visual Basic 16-10---16-11
creating
arrays 26-10
pull-down menu, **fig. 16-10** **16-27**
running user-generated graphics 16-41
VB project 16-3---16-6
dialog box for adjusting [USTPVB] default parameter values, **fig. 16-3** **16-31**
dialog box for selecting PC com port and baud rate, **fig. 16-11** **16-29**
differences between DOS [QuickBASIC] and Windows-based [Visual Basic] App C-1
operation
display speed, adjusting 16-3
displaying forms 16-6
dual monitor display 27-19
dynamic track diagram displays/graphics, **fig. 16-18** 16-37---16-42, **16-38**
dynamic track plan graphics [RHB, Chapter 26], ***see also*** graphics display 26-1---26-28
editing modules 16-5
events 15-6
executable code location [important point] 16-5
form modules 15-6
forms [object and code] 15-5---15-7
framing boxes 16-29
full screen mode 26-7
global variables, definition of, **fig. 15-5** **15-12**
graphics capabilities 15-8
increasing delay 16-5
installing Visual Basic “run time” from the ***associated CDROM*** 26-3
loading full VB6 Professional or “run time” version 26-3
location of executable code [important point] 16-5
menu[s]
caption 16-28
and dialog boxes, using 16-26---16-33
editor 16-27
selection, **table 16-3** **16-28**
module types 15-5
modules 15-5---15-7
moving around the screen 26-7
moving subroutines into modules 26-8
MSComm module 26-3, 27-3
multiple forms, ***see*** Appendix E 15-11

multitasking with C/MRI 16-17
notation [nomenclature] 15-6
preparing a standalone executable file 27-14
procedures 15-6
programs ***see*** CDROM\Green Book V3.0 Disk\VBPGRM
program organization 15-4---15-10
program statements
  Cls 16-4
  DoEvents 15-13---15-14, 16-5
  MsgBox 15-15---15-16, 16-4
  Private Sub Command1_click ( ) 16-4
  Private Sub Form_Load ( ) 16-4
  Show 16-4
programming acronyms used in Serial Protocol Subroutines [Visual Basic],
  table C-2 **App C-5**
programming examples [User's Manual, Chapter 16] 16-1---16-42
programming fundamentals 26-6
programming fundamentals [User's Manual, Chapter 15] 15-1---15-16
project[s]
  files 15-7---15-8
  module[s] adding 16-5
  MSComm, adding 16-6
  saving 16-6
  SPSVBM.BAS, adding 16-5
public statements, **figs. 15-5** & **15-6** **15-12**, **15-13**
vs. QuickBASIC V4.5 15-8
recommended starting language 13-2 2-11
references 15-16
required beginning and ending statements [important point] 16-5
running user-generated graphics 16-41
scope, **table 15-1** **15-11**
screen resolution 26-3
serial I/O buffering requirements App C-1
setting up the screen for graphic display 26-7
SPSVBM.BAS, adding to project/program 16-5
standard modules 15-6
standard visual basic serial protocol subroutines, **table C-1** **App C-4**
subroutines ***vs.*** QuickBASIC subroutines [important point] 15-6
text boxes
  adding 16-31---16-33
  values text boxes - label and name assignment, **table 16-5** **16-32**
tree structure
  comparison for previous and modified programs, **fig. 16-15** **16-33**
  display 15-10
  program converted to VB using 14-step process, **fig. 16-4** **16-11**
  signaling and turnout control program, **fig. 16-8** **16-18**
  signaling program, **fig. 15-3** **15-8**
  USTPVB.VBP, **fig. 15-4** **15-9**
troubleshooting 15-15
user-generated graphic displays [creating, running, expanding] 16-41---16-42
user interaction 15-10
using "mouse clicks" to align turnouts and control signals 12-11
values
  dialog box, **fig. 16-13** **16-31**
  form, coding for, **fig. 16-14** **16-32**
  text boxes, label and name assignment, **table 16-5** **16-32**
variable names 13-18
VB6.0-KB220887-X86.exe 26-3
VBDisp01 demonstration program 27-2
  from VBTrck01 27-3
  programming overview 27-3
  project file descriptions, **table 27-2** **27-6**
  simulation mode 27-3
  track segment color code, **table 27-1** **27-5**
  tree structure, **fig. 27-2** **27-5**
  zoom-in graphics 27-14
  zoom-in screen in simplified B/W rendition, **fig. 27-6** **27-16**
  zoom-in software 27-17
VBDisp01 demonstration program 27-2
  from VBTrck01 27-3

programming overview 27-3
project file descriptions, **table 27-2** **27-6**
simulation mode 27-3
track segment color code, **table 27-1** **27-5**
tree structure, **fig. 27-2** **27-5**
zoom-in graphics 27-14
zoom-in screen in simplified B/W rendition, **fig. 27-6** **27-16**
zoom-in software 27-17
VBTrck01_RunTime 26-3
installing 26-3, 27-2---27-3
viewing
modules 16-5
project explorer window 15-10
properties window 16-30
wide screen display 27-19
XMComm ActiveX control 26-3
Visual Basic Programmer's Guide to Serial Communications, ISBN –890422-27-4 15-4
Visual C++ 2-12
vital circuitry
and traffic locking, **fig.24-2** **24-15**. 24-16
automatic electric [un]lock operation scenarios, **fig. 23-2** 23-6—**23-7**
controlled electric lock protocol 23-10
critical checks of block occupancy and signal status 23-4
vs. CTC machine 24-5
definition and general design 17-7
dispatcher requests executed or denied 7-37, 23-9, 23-12
emulation 23-21, 25-19, 25-21, 25-26
fail safe design 17-7, 17-18
field location 17-7
vs. non-vital circuitry 17-8
prototype track circuit [occupancy detector], **fig. 2-2** **2-3**
relays 17-8
time delay counter and TIMERCNT to simulate delay in vital circuit operation 15-30
track circuit status 25-45
verifying cleared signal for call on [prototype] 25-4
voltage[s]
ICs, ***see*** IC power tests
input to C/MRI pins 3-2
measuring, testing 1-24
spikes ***and*** inductive loads 9-27
WWWWW
W [west], as in WBK(n), WX(n), WXA(n), *etc.,* ***see*** **fig. 8-25** 8-24-8-27
WBD 12-36
W1, W2, W3, *etc*., [width constants], **fig. 19-7** **19-11** 8-5
width constant definition, **table 8-3** **8-5**
websites [not all tested recently, some of these may be outdated]
www.bnsfchillsub.com [C/MRI signaling with command control] 18-7
http://groups.yahoo.com/group/CMRI_Users [general C/MRI support] 1-2, 15-41
http://groups.yahoo.com/group/nce-dcc/ [support for NCE DCC] 7-17
http://groups.yahoo.com/groupjmriusers [support for Java/MRI, JMRI] 13-2
http://jmri.source.forge.net [support for Java/MRI, JMRI] 13-2
http://jmri.sourceforge.net/panelpro 15-40
http://Siskiyou-railfan.net 5-32
http://www.freiwald.com 15-40
http://www.gfsm.org/ [C/MRI signaling with command control] 18-7
http://www.goldmine-elec.com [wire glue supplier] 2-14
http://www.softrail.cpm 15-40
http://www.trainpriority.com 15-40
www.allelectronics.com [general electrical parts, key switches] 10-5
www.cadsoftusa/com 8-12
www.CTCparts.com [CTC explanation, parts, photos; C/MRI signaling and command control] 7-32, 17-9, 18-7
www.demarelectronics.com [terminal blocks, general electrical parts] 10-5
www.digikey.com [electronic parts] 10-4
www.easeeinterfaces.com [kits, assembled and tested C/MRI boards] 10-4
www.gsmrm.org [information on resistance wheelsets] 2-14
www.ittproducts.com 8-7
www.jameco.com [electronic parts] 10-4
www.jdr.com [general electrical parts] 10-5
www.jlcenterprises.net [User's Manual, Applications Handbook, PC boards] 1-2

www.jnstrains.com [specialized detector for 3-rail AC powered railroads] 2-4
www.KK5IM.com/modeler [C/MRI signaling with command control] 18-7
www.members.optusnet.com.au/nswmn/1156.htm 5-32
www.mouser.com [electronic parts] 10-4
http://www.paragon-gmbh.com/f_dos [information on PTSDOS & DOS Pro 2000] 5-4
www.powerbasic.com [information on using Power Basic]
www.rail-lynx.com 6-6
www.siliconvalleylines.com [information on common rail wiring] 5-14
www.sliqelectronics.com [kits, assembled and tested C/MRI boards] 8-7, 10-4
www.softrail.com [dispatcher simulation game] 27-2
www.tonystrains.com [information and supplies] 5-6, 7-12
www.tslrr.com [information on common rail wiring] 5-14
www.ucw.com [C/MRI signaling with command control] 18-7
www.ucwrr.com [CTC signaling application] 6-6
wide screen display [multiple monitors] 27-19
width constants, **fig. 8-2** **8-3**
Windows, MS Windows
evolution 5-2
returning to, after boot to DOS 5-7
task management, compared to DOS 5-3
wire size
bus wire sizes 5-7
ground bus wire sizing 5-13
I/O connections **3-21**
selecting wire gauge 9-6
selecting wire size for ground bus, track bus track feeders, I/O lines 5-7, 5-13, 9-4---9-6, 9-7
selecting wire size for ground bus, track bus track feeders, I/O lines 5-7, 5-13, 9-4---9-6, 9-7
standard wire sizes, **table 9-4** **9-6**
track feeder wire sizes 5-7
wire size and function performed, **table 9-5** **9-7**
wire size and resistance, **table 9-4** **9-6**
wiring; ***see also*** booster, DCCOD, OD
3-lead 3-color searchlight signal LEDs to C/MRI outputs, **fig. 14-6** **14-10**
command control, **fig. 5-3** **5-7**---**5-8**
common rail 5-13
connecting occupancy detector to CTC panel LED and C'MRI input, **fig. 14-3** **14-9**
CTC-16 based system with DCC optimized detectors, **fig. 6-3** **6-4**
CTC-16 based system with optimized detectors, **fig. 6-2** **6-3**
CTC panel switches and pushbuttons, **fig. 14-4** 14-7---14-10, 14-9
CTC panel switches and signal lever LEDs, **fig. 14-5** **14-10**
current sinking ***vs.*** current-sourcing, **fig.9-3** 9-9---**9-10**
and power requirements, **fig. 3-5b *vs.* fig. 3-5c** **3-6**, 3-7
despiking capacitors, ***see also*** diode: spike suppression 3-15, 9-31
Digitrax and C/MRI 5-22---5-30
diagram for interfacing lock box, **fig. 23-6** **23-15**
diagram for “Mike Burgett” electric lock, **figs. 7-18, 23-8** **7-33, 23-17**
direct home 5-13
dispatcher’s CTC panel**, fig. 3-15** **3-19**
good ground, **fig. 3-12** **3-14,** 3-15, 8-29
ground bounce 3-15, 5-13
ground connections between boosters 9-11---9-13
high-frequency noise suppression, ringing, oscillation, transients 9-31
interface for Burgett dual-control using key switch, **fig. 7-18** **7-33**
minimized with distributed serial nodes 12-17, 12-19, 14-23---14-25, 16-4
occupancy detection and DCC, **fig. 5-4** **5-8**---5-11
rail resistance and track wiring, **table 9-6** **9-8**---9-9
reduce wiring with decoding/encoding circuits, **figs. 9-22, 9-23** and **9-24** **9-26**---**9-28**
ripple filtering 9-30
RS232 cable wiring using DB-25P connector on PC. **fig. 4-11a** **4-32**
RS232 cable wiring using DB-9P connector on PC. **fig. 4-11b** **4-32**
RS232/RS485 cable wiring using DB-25P connector on PC. **fig. 4-11c** **4-32**
RS232/RS485 cable wiring using DB-9P connector on PC. **fig. 4-11d** **4-32**
selecting wire size for ground bus, track bus track feeders, I/O lines 5-7, 5-13, 9-4---9-6, 9-7
separating logic level and track power wiring 9-6
signal ground ***vs.*** power ground 9-30
signals, **figs. 18-4** & **18-5** **18-16**, **18-17**
common anode, common cathode, **fig. 18-2** **18-11**
terminal boards, **figs. 18-4** & **18-5** **18-16**, **18-17**
simplified 16-1---16-14
spade lugs, **table 9-2** **9-5**

standard wire sizes, **table 9-4** **9-6**
detecting turnout alignment for spur, **fig. 14-9** **14-13**
track feeder spacing, **table 9-7** **9-8**
typical connections for dual power switch operation, **fig. 7-23** **7-37**
uncoupling magnet bus, **table 9-5** **9-7**
using Tortoise contacts for uncoupler control 7-34
wire resistance, **table 9-4** **9-6**
wire size, type and function, **table 9-5** **9-7**
wraparound
adjusting test parameters for proper function 6-16
display program for SMINI, **fig. 7-3**, **7-9**
see also associated CDROM file FIG7-31.BAS
display program for SUSIC/USIC, **fig. 12-5**, 12-13, **12-14**
see also associated CDROM file FIG12-5.BAS
display program with CALLs for SUSIC/USIC, **fig. 13-10**, **13-15**
see also associated CDROM file FIG13-10.BAS
test cable
assembly 6-4---6-6
parts layout, **fig. 6-2** **6-5**
parts list, **table 6-2** **6-4**
testing in SUSIC nodes 12-3
WRITERR, **table 13-1**, **fig. 13-11g** ***see also under*** subroutines **13-17**, **13-28**
XXXXX
X(n), grade crossing variable (index), crossing island, **fig. 8-8** **8-21**
XA(n), grade crossing variable (index), crossing approach, **table 8-21** 8-20---**8-21**
XCNT, variable with TIMER [initial timer count], **figs. 15-4** and **15-5** **15-24**---**15-25**
XMComm ActiveX control 26-3
XHALF, variable with TIMER [midpoint of count], **figs. 15-4** and **15-5** **15-24**---**15-25**
XMAX [variable used with TIMER, maximal value of timing count] 15-24---15-25
XOR [exclusive or] 19-16
gate, **fig. 8-4** **8-6**
gate truth table, **fig. 8-4** **8-6**
logic operation, **fig. 9-7** **9-13**
programming flashing aspects, **fig. 19-11** **19-16**
programming SMINI for 3-lead searchlights with current sourcing, **fig. 9-6**, **9-12**
see also associated CDROM file FIG9-6.BAS
XOR required with current-sourced SMINI, DOUT32 or remote transistors 9-13
XS(n) [grade crossing variable (index), crossing stick], **table 8-21** 8-20---**8-21**
YYYYY
yellow oscillate, **table 21-1** **21-4** **9-17**
ZZZZZ
zoom-in software [Visual Basic dispatcher graphics display] 27-17

revised 26 Dec 2015 JHS