

G83/2 Engineering Recommendation

Type Approval and manufacturer/supplier declaration of compliance with the requirements of Engineering Recommendation G83/2.							
SSEG Type	reference n	umber	DQ170401	l			
SSEG Type			Solis-mini-	700-4G			
System Supp	plier name		Ningbo Gir	nlong Techno	ologies Co., Ltd.		
Address			No. 57 Jintong Road, Seafront (Binhai) Industrial Park, Xiangshan, Ningbo, Zhejiang, 315712,P.R.China				
Tel	(+86) 574	6580 3377		Fax	(+86) 574 6578 1606		
E:mail	kun.zhang	@ginlong.com	n	Web site	www.ginlong.com		
			Connection Option				
		0.7	kW single phase, single, split or three phase system				
Maximum rated capacity		kW three phase					
		kW two phases in three phase system					
			kW two ph	ases split ph	ase system		
Maximur capa	n rated city		Connection Option KW single phase, single, split or three phase system kW three phase				

SSEG manufacturer/supplier declaration.

I certify on behalf of the company named above as a manufacturer/supplier of Small Scale Embedded Generators, that all products manufactured/supplied by the company with the above SSEG Type reference number will be manufactured and tested to ensure that they perform as stated in this Type Verification Test Report, prior to shipment to site and that no site modifications are required to ensure that the product meets all the requirements of G83/2.

Signed	Thongkun	On behalf of	Ginlong Technologies	
Date	05.April.2017	Manufacturer stamp	宁波锦浪新能源科技有限 NINGBO GINLONG TECHNOLOGIES CO.	



G83/2 Appendix 4 Type Verification Test Report

Power Quality

Harmonics.								
The requirement is specified in section 5.4.1, test procedure in Annex A or B 1.4.1								
	rating per ph		0.7	kW	NV=MV*3.68/rpp			
Harmonic	At 45-5!	5% of rated	100% of r	ated output				
riammonio		utput	10070 011	10070 of rated eatput				
	Measured	Normalised	Measured	Normalised	Limit in BS	Higher limit		
	Value	Value	Value	Value	EN 61000-	for odd		
	(MV) in	(NV) in	(MV) in	(NV) in	3-2 in	harmonics 21		
	Amps	Amps	Amps	Amps	Amps	and above		
2	0.032	0.170	0.025	0.132	1.080			
3	0.147	0.771	0.120	0.631	2.300			
4	0.021	0.108	0.022	0.117	0.430			
5	0.061	0.321	0.074	0.387	1.140			
6	0.014	0.072	0.011	0.058	0.300			
7	0.043	0.226	0.045	0.236	0.770			
8	0.007	0.039	0.008	0.043	0.230			
9	0.049	0.259	0.026	0.136	0.400			
10	0.004	0.021	0.007	0.035	0.184			
11	0.038	0.199	0.031	0.161	0.330			
12	0.003	0.017	0.008	0.042	0.153			
13	0.017	0.091	0.018	0.095	0.210			
14	0.002	0.013	0.005	0.027	0.131			
15	0.021	0.113	0.028	0.146	0.150			
16	0.003	0.018	0.007	0.034	0.115			
17	0.012	0.066	0.015	0.080	0.132			
18	0.003	0.018	0.002	0.000	0.102			
19	0.008	0.043	0.002	0.012	0.102			
20	0.008		0.010		0.118			
21		0.018	0.008	0.031 0.068		0.160		
22	0.007 0.001	0.038	0.013		0.107	0.160		
23	0.001	0.004 0.029	0.003	0.014 0.033	0.084 0.098	0.147		
24	0.006		0.008			0.147		
		0.022		0.012	0.077	0.125		
25 26	0.003 0.004	0.017	0.006	0.033	0.090	0.135		
27	0.004	0.022 0.032	0.007	0.035	0.071	0.124		
28	1			0.040	0.083	0.124		
	0.003	0.016	0.003	0.014	0.066	0.117		
30	0.007	0.036	0.007	0.039	0.078	0.117		
	0.002	0.010	0.002	0.013	0.061	0.100		
31	0.008	0.040	0.013	0.067	0.073	0.109		
	0.007	0.035	0.009	0.048	0.058	0.400		
33	0.009	0.046	0.009	0.048	0.068	0.102		
34	0.004	0.023	0.006	0.034	0.054	0.000		
35	0.013	0.066	0.010	0.052	0.064	0.096		



36	0.004	0.021	0.004	0.019	0.051	
37	0.012	0.061	0.010	0.052	0.061	0.091
38	0.007	0.037	0.008	0.040	0.048	
39	0.010	0.053	0.014	0.075	0.058	0.087
40	0.003	0.018	0.004	0.020	0.046	

Note the higher limits for odd harmonics 21 and above are only allowable under certain conditions, if these higher limits are utilised please state the exemption used as detailed in part 6.2.3.4 of BS EN 61000-3-2 in the box below.

Voltage fluctuations and Flicker. The requirement is specified in section 5.4.2, test procedure in Annex A or B 1.4.3									
	Startin		•	Stopp				Running	
	d _{max}	d _c	d _(t)	d _{max}	d _c		d _(t)	P _{st}	P _{It} 2 hours
Measured Values	0.52	0.34	0	0.36	0		0	0.051	0.072
Normalised to standard impedance and 3.68kW N/A N/A N/A N/A N/A N/A for multiple units					N/A	N/A	N/A		
Limits set under BS EN 61000-3-2	4%	3.3%	3.3% 500ms	4%	3.3	%	3.3% _{500ms}	1.0	0.65
Test start date 16.March.2017 Test end date 17.March.2017									
Test location	Ningbo	Ginlong	electrical	R&D L	AB				

DC injection. The requirement is specified in section 5.5, test procedure in Annex A or B 1.4.4							
Test power level	10%	55%	100%				
Recorded value	12.3mA	10.3mA	8.7mA				
as % of rated AC current	0.410%	0.343%	0.290%				
Limit	0.25%	0.25%	0.25%				

Power factor. The requirement	is specified	in section 5	.6, test proc	edure in Annex A or B 1.4.2
Test voltage	216.2V	230V	253V	Measured at three voltage levels and
Measured value	>0.99	>0.99	>0.99	at full output.
Limit	>0.95	>0.95	>0.95	Voltage to be maintained within ±1.5% of the stated level during the test.



Protection tests

Frequency tests The requirement is specified in section 5.3.1, test procedure in Annex A or B 1.3.3								
Function	Setting		Trip test	•	"No trip tests"			
	Frequency	Time delay	Frequency	Time delay	Frequency /time	Confirm no trip		
U/F stage 1	47.55Hz	20.2s	47.54Hz	20.3s	47.7Hz / 25s	Yes		
U/F stage 2	47.05Hz	0.6s	47.04Hz	0.61s	47.2Hz / 19.98s	Yes		
					46.8Hz / 0.48s	Yes		
O/F stage 1	51.45Hz	90.3s	51.46	90.4s	51.3Hz / 95s	Yes		
O/F stage 2	51.95Hz	0.52s	51.96	0.53s	51.8Hz / 89.98s	Yes		
					52.2Hz / 0.48s	Yes		

Voltage tests			tion 5.0.4 to	-	a in Annau A an D	4.0.0
The requirement is specified in section 5.3.1, test procedure in Annex A or B 1.3.2 Function Setting Trip test "No trip tests"						1.3.2
	Voltage	Time delay	Voltage	Time delay	Confirm no trip	
U/V stage 1	202V	2.7s	201.6	2.8s	204.1V / 3.5s	Yes
U/V stage 2	186V	0.6s	185.5	0.61s	188V / 2.48s	Yes
					180V / 0.48s	Yes
O/V stage 1	260V	1.2s	260.2	1.3s	258.2V / 2.0s	Yes
O/V stage 2	272V	0.6s	272.3	0.62s 269.7V / 0.98s		Yes
					277.7V / 0.48s	Yes

Note for Voltage tests the Voltage required to trip is the setting ±3.45V. The time delay can be measured at a larger deviation than the minimum required to operate the protection. The No trip tests need to be carried out at the setting ±4V and for the relevant times as shown in the table above to ensure that the protection will not trip in error.

Loss of Mains test. The requirement is specified in section 5.3.2, test procedure in Annex A or B 1.3.4								
Test Power	10%	55%	100%	10%	55%	100%		
Balancing load on islanded network	on islanded SSEG SSEG SSEG SSEG SSEG							
Trip time. Limit is 0.5 seconds	Trip time. Limit is							



Frequency change, Stability test								
The requirement is specified	d in section 5	.3.3, test procedu	ure in Annex	A or B 1.3.6				
	Start	Change	End	Confirm no trip				
	Frequency		Frequency					
Positive Vector Shift								
Negative Vector Shift	50.5Hz	- 9 degrees		Yes				
Positive Frequency drift 49.5Hz +0.19Hz/sec 51.5Hz Yes								
Negative Frequency drift 50.5Hz -0.19Hz/sec 47.5Hz Yes								

Re-connection timer. The requirement is specified in section 5.3.4, test procedure in Annex A or B 1.3.5								
Time delay setting delay setting delay is brought to just outside stage 1 limits of table 1.								
30s								
Confirmation that not re-connect.	Confirmation that the SSEG does not re-connect.							

Fault level contribution

Fault level contribution. The requirement is specified in section 5.7, test procedure in Annex A or B 1.4.6							
For a directly coupled SSEG		•	For a Invert	a Inverter SSEG			
Parameter	Symbol	Value	Time after fault	Volts	Amps		
Peak Short Circuit current	i_{ρ}		20ms	3.46V	21.4Apeak		
Initial Value of aperiodic current	Α		100ms	0	0		
Initial symmetrical short-circuit current*	I_k		250ms	0	0		
Decaying (aperiodic) component of short circuit current*	i _{DC}	1	500ms	0	0		
Reactance/Resistance Ratio of source*	X/ _R		Time to trip	<20ms	In seconds		

Self-Monitoring solid state switching

Self-Monitoring solid state switching The requirement is specified in section 5.3.1, No specified test requirements.	Yes/or NA
It has been verified that in the event of the solid state switching device failing to disconnect the SSEG, the voltage on the output side of the switching device is reduced to a value below 50 volts within 0.5 seconds.	NA