

BitBox M.2 PCIE 2280 SSD Gen3 & Gen4 DATASHEET V1.0



1. Product Description	3
1.1 Product Overview	3
1.2 Target Applications	4
1.3 Product Features	4
1.4 System Requirements	4
2. Physical Specifications	4
2.1 Mechanical SPECIFICATIONS (SM2263XT PCBA)	4
3. Product Specifications	6
3.1 Performance Specifications	6
3.2 Power Conditions	6
3.3 Total Bytes written	7
4. Environmental Specifications	7
5. Quality And Reliability Specifications	8



6. Compliance Specifications	8
7. Pin Descriptions	8
7.1 M.2 Interface Drawing	8
7.2 Pin Signals Assignments	9
8. PCIe and NVM Express Registers	10
8.1 PCI <u>Express</u> Registers	10
9. Supported Command Set	15
10. Product Ordering Part Numbers	19
11. Installation	19
12. For More InformationE	ror! Bookmark not defined

1. Product Description

1.1 Product Overview

BitBox M.2 PCIe 2280 SSD which adopts SM2263XT SSD controller is NVM Express SSD is designed as the standard M.2 2280 form factor with PCIe interface. It supports PCIe Gen 3x4 and compliant with NVMe 1.3 protocol providing excellent performance.

With sophisticated error detection and correction (LDPC ECC) functions, the M.2 PCIe 2280 SSD can ensure full End-to-End data path protection to secure the data transmission between host system and NAND Flash. Additionally, the PCIe SSD with heat-spreading design dissipate heat generating from IC making SSD perform more steady.

The M.2 PCIe 2280 SSD is capable of maximum capacity up to 1TB, delivers high read performance up to 2000MB/s but low power consumption. With it effectively reduces the booting time of operation system, it consumes less power than hard disk drive (HDD), the SSD not only optimal for PC's boot drives, but also can be configured as a boot device for embedded system.



1.2 Target Applications

- · Embedded / Industrial Systems
- PC □ Notebook

1.3 Product Features

- Capacity: 256GB, 512GB,1TB
- PCI Express Gen3 & Gen4: Single port X4 lanes
- Compliant with PCI Express Base Specification Rev. 3.0
- Compliant with NVM Express Specification Rev.1.3
- B27B 3D TLC NAND type flash built in
- · Static and Dynamic Wear Leveling and Bad Block Management
- Support up to queue depth 64K
- LDPC + RAID
- Support SMART and TRIM commands
- 100% tested HW and SW

1.4 System Requirements

Operating Voltage Requirement: $V_{cc} = 3.3V \pm 5\%$

Operating System: Supported by all operating systems

Interface: Socket 3 (M key)

Installation Requirements:

☐ System Hardware which supports Socket 3(M key) standards ☐ System Hardware includes M.2 socket or transfer board

2. Physical Specifications

2.1 Mechanical SPECIFICATIONS (SM2263XT PCBA)

Length: 80.00 ± 0.15 mm

Width: 22.00± 0.15 mm



Thickness: $2.05 \pm 0.2 \text{ mm}$

Weight: 7.0± 0.2g




Figure 1:M.2 PCle 2280 Outline Drawing



3. Product Specifications

Operating Voltage: $V_{cc} = 3.3V \pm 5\%$

Modes: PCIe 3.0

3.1 Performance Specifications

Access Time: 0.2 ms

Seek Time: 0 ms

Mount Time: Dependent on system HW and SW

Power on to Ready: Dependent on system HW and SW

Data Transfer Time: Rated Data Transfer Speeds are maximums based on Crystal Disk

Mark 8.0.4

^{*} M.2 Port and the installation of an enhanced driver required for maximum speed

Canacity		Data Transfer Speed (R/W) MB/s Up to			
Capacity	1M sequential read@Q8T1	1M sequential write@Q8T1	4K random read@Q32T16	4K random write@Q32T16	
256GB Gen3	1900	1200	350	1000	
512GB Gen3	2000	1500	700	1000	
1TB Gen3	2000	1600	700	1000	

Table 1: Data Transfer Speed Specifications (up to)

Capacity		Data Transfer Speed (R/W) MB/s Up to			
Capacity	1M sequential read@Q8T1	1M sequential write@Q8T1	4K random read@Q32T16	4K random write@Q32T16	
256GB Gen4	3700	3300	750	1600	
512GB Gen4	3700	3300	750	1600	

3.2 Power Conditions



Symbol	Rating	Value	Unit
VIN	Input Voltage	3.3V ±5%	V

Table 2: Absolute Maximum Ratings

	Power Consumption (W)				
Capacity	Idle	Read	Write		
256GB	0.13	2.57	2.64		
512GB	0.13	2.66	3.30		
1TB	0.13	2.71	3.37		

Table 3:Average power consumption data from CDM 8.0.4

3.3 Total Bytes written

Capacity	TBW	Daily Usage Guideline
256GB	85TB	75GB/day
512GB	175TB	160GB/day
1TB	350TB	320GB/day

Table 4: TBW and Daily Usage Guideline results

TBW: Total Bytes Written

Definition and conditions of TBW are based on JEDEC standard

Daily usage guidelines value: TBW/365*3

4. Environmental Specifications

Operating Temperature:

Commercial Grade: 0°C to +70°C

Storage Temperature: -45°C to +95°C



Humidity: 5% to ~98% RH (Non-condensing)

Operating Shock: 1500G at 0.5ms

Operating Vibration: 15G(7 to 2000Hz)

Operating Altitude: TBD

5. Quality And Reliability Specifications

Data Retention: JESD47 compliant

Wear Leveling: Dynamic and static wear-leveling

Bad Block Management: Drive will self-identify bad blocks and remap physical to logical

addresses to avoid bad blocks

ECC/EDC (Error Correction Code/Error Detection Code): Built in error detection and

correction will correct physical bit errors in NAND. Drives use LDPC ECC

MTBF: >1,000,000 hours

6. Compliance Specifications

All PCIe are compliant with the following standards and regulations:

- RoHS
- CE
- FCC

7. Pin Descriptions

7.1 M.2 Interface Drawing

Interface Description (M Key)






Figure 2: M.2 Interface Description

7.2 Pin Signals Assignments

1	GND	Return Current Path	2	+3.3V	3.3V Power (Source)
3	GND	Return Current Path	4	+3.3V	3.3V Power (Source)
5	PETn3	PCIe TX	6	N/A	Reserved
7	PETp3	PCIe TX	8	N/A	Reserved
9	GND	Return Current Path	10	LED1#	Device Activity Signal
11	PERn3	PCIe RX	12	+3.3V	3.3V Power (Source)
13	PERp3	PCIe RX	14	+3.3V	3.3V Power (Source)
15	GND	Return Current Path	16	+3.3V	3.3V Power (Source)
17	PETn2	PCIe TX	18	+3.3V	3.3V Power (Source)
19	PETp2	PCIe TX	20	N/A	Reserved
21	GND	Return Current Path	22	N/A	Reserved
23	PERn2	PCIe RX	24	N/A	Reserved
25	PERp2	PCIe RX	26	N/A	Reserved
27	GND	Return Current Path	28	N/A	Reserved
29	PETn1	PCIe TX	30	N/A	Reserved
31	PETp1	PCIe TX	32	N/A	Reserved
33	GND	Return Current Path	34	N/A	Reserved
35	PERn1	PCIe RX	36	N/A	Reserved
37	PERp1	PCIe RX	38	N/A	Reserved
39	GND	Return Current Path	40	N/A	Reserved



44					
41	PETn0	PCIe TX	42	N/A	Reserved
43	PETp0	PCIe TX	44	N/A	Reserved
45	GND	Return Current Path	46	N/A	Reserved
47	PERn0	PCIe RX	48	N/A	Reserved
49	PERp0	PCle RX	50	PERST#	PCle Reset
51	GND	Return Current Path	52	CLKREQ#	PCle Device Clock Request
53	REFCLKN	PCIe Reference Clock	54	PE Wake#	Reserved
55	REFCLKP	PCIe Reference Clock	56	N/A	Reserved
57	GND	Return Current Path	58	N/A	Reserved
59	Notch	M Key	60	Notch	M Key
61	Notch	M Key	62	Notch	M Key
61 63	Notch Notch	M Key	62 64	Notch Notch	M Key
63	Notch	M Key	64	Notch	M Key
63 65	Notch Notch	M Key M Key	64 66	Notch Notch	M Key M Key
63 65 67	Notch Notch N/A	M Key M Key Removed	64 66 68	Notch Notch SUSCLK	M Key M Key Reserved
63 65 67 69	Notch Notch N/A PEDET	M Key M Key Removed Removed	64 66 68 70	Notch Notch SUSCLK +3.3V	M Key M Key Reserved 3.3V Power (Source)

Table 5: Pin Assignment

8. PCIe and NVM Express Registers

8.1 PCI Express Registers

M.2 supports the command show in the following tables.

Description	Start Address	End Address	Protocol
PCI Re	gister Summary		
PCI Header	00h	3Fh	PCI Capability
PCI Power Management Capability	40h	47h	PCI Capability
MSI Capability	50h	67h	PCI Capability
PCI Express Capability	70h	A3h	PCI Capability



MSI-X Capability	B0h	BBh	PCI Capability
Advanced Error reporting Capability	100h	12Bh	PCI Capability
Device Serial NO Capability	148h	157h	PCI Capability
Power Budgeting Capability	158h	167h	PCI Capability
Secondary PCI Express Header	168h	17Bh	PCI Capability

Description	Start Address	End Address	Protocol				
Latency Tolerance Reporting (LTR)	188h	18Fh	PCI Capability				
L1 Sub states Capability Register	190h	19Fh	PCI Capability				
PCI Header Register Summary							
Identifiers	00h	03h	ID				
Command Register	04h	05h	CMD				
Device Status	06h	07h	STS				
Revision ID	08h	08h	RID				
Class Codes	09h	0Bh	СС				
Cache Line Size	0Ch	0Ch	CLS				
Master Latency Timer	0Dh	0Dh	MLT				
Header Type	0Eh	0Eh	HTYPE				
Built in Self-Test	0Fh	0Fh	BIST				
Memory Register Base Address (lower 32-bit)	10h	13h	MLBAR (BARO)				
Memory Register Base Address (upper 32-bit)	14h	17h	MUBAR (BAR1)				
Index/Data Pair Register Base Address	18h	1Bh	IDBAR (BAR2)				
Reserved	1Ch	1Fh	BAR3				
Reserved		23h	BAR4				
Reserved	24h	27h	BAR5				
Card Bus CIS Pointer	28h	2Bh	CCPTR				
Subsystem Identifiers	2Ch	2Fh	SS				
Expansion ROM Base Address	30h	33h	EROM				
Capabilities Pointer	34h	34h	CAP				
Reserved	35h	3Bh	R				
Interrupt Information	3Ch	3Dh	INTR				
Minimum Grant	3Eh	3Eh	MGNT				
Maximum Latency	3Fh	3Fh	MLAT				



PCI Power Management Capability Register Summary				
PCI Power Management Capability ID	40h	40h	PID	
Next cap par	41h	41h	Next cap par	
PC Power Management Capabilities	42h	43h	PMC	
PCI Power Management Control and Status	44h	45h	PMCS	
PMCSR_BSE Bridge Extensions	46h	46h	PMCSR_BSE	
Data	47h	47h	Data	
PCI Express Capability Register Summary				
Description	Start Address	End Address	Symbol	

Description	Start Address	End	Protocol
		Address	
PCI Express	70h	71h	PXID
Capability ID			
PCI Express	72h	73h	PXCAP
Capabilities			
PCI Express	74h	77h	PXDCAP
Device			
Capabilities			
PCI Express	78h	79h	PXDC
Device			
Control			
PCI Express	7Ah	7Bh	PXDS
Device Status			
PCI Express	7Ch	7Fh	PXLCAP
Link			
Capabilities			
PCI Express	80h	81h	PXLC
Link Control			
PCI Express	82h	83h	PXLS
Link Status			
PCI Express	94h	97h	PXDCAP2
Device			
Capabilities 2			
PCI Express	98h	99h	PXDC2
Device			
Control 2			
PCI Express	9Ah	9Bh	PXDS2
Device Status			
2			



Link Capabilities 2 PCI Express Link Control 2 PCI Express Link Control 2 PCI Express Link Status 2 Advanced Error Reporting Capability Register Summary AER Capability ID AER Locarectable Error Status AER Locarectable Locarectable Error Status AER Locarectable Error Status AER Locarectable Locarectable AER Locarectable AER Locarectable Locarectable AER Locarectable	PCI Express	9Ch	9Fh	PXLCAP2
Capabilities 2 PCI Express Link Control 2 PCI Express Link Status 2 Advanced Error Reporting Capability Register Summary AER Capability ID AER 100h 103h AERID Capability ID AER 104h 107h AERUCES Uncorrectable Error Status AER 108h 108h 108h AERUCEM Uncorrectable Error Mask AER 100h 107h AERUCESEV Uncorrectable Error Status AER 110h 113h AERCESEV AER Correctable Error Status AER 110h 113h AERCESE AER Correctable Error Status AER 110h 113h AERCESE AER Correctable Error Mask AER 114h 117h AERCEM AERCEM Correctable Error Status AER 114h 117h AERCEM Secondary PCI Express Capability Register Summary Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Capability PCI Express Link Control 3 PCI Express Link Error Status PCI Express Link Cortrol 3 PXLE PX	-	33.1	3	171207112
PCI Express Link Control 2 Link Control 2 Advanced Error Reporting Capability Register Summary AER Capability ID AER Capability ID AER Capability ID AER Loncorrectable Error Status AER Uncorrectable Error Status AER Uncorrectable Error Status AER Correctable Error Status AER Loncorrectable Error Status AER Loncorrectable Error Status AER Correctable Error Status AER Loncorrectable Error Mask AER Loncorrectable Error Loncorrectable Error Mask AER Loncorrectable Loncorrectable Error Mask AER Loncorrectable Loncorrectable Error Loncorrectabl				
Link Control 2 PCI Express Link Status 2 Advanced Error Reporting Capability Register Summary AER Capability ID AER Uncorrectable Error Status AER Uncorrectable Error Mask AER Uncorrectable Error Severity AER Correctable Error Status AER AER AER AER AER AER AER Correctable Error Status AER AER AER AER AER AER AER AER ACORTECTABLE Error Status AER AER AER AER AER AER AER AER ACORTECTABLE Error Status AER AER AER AER AUAdanced Error Mask AER AUAdanced Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Link Sortion 3 PCI Express Lane Error Status		A0h	A1h	PXLC2
PCI Express Link Status 2 Advanced Error Reporting Capability Register Summary AER Capability ID AER Lincorrectable Error Status AER Correctable Error Mask AER AER AER AER AER AISH AER AGVanced Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability Express Capability AER Lincorrectable Error Secondary PCI Express Capability AER Lincorrectable Error Secondary PCI Express Capability AER Lincorrectable Error Secondary PCI Express Lincorrectable Error Lincorrectable Lincorrectable Error Lincorrectable Lincorrectable Lincorrectable Lincorrectable Error Lincorrectable				
Advanced Error Reporting Capability Register Summary AER Capability ID AER 100h 103h AERID 107h AERUCES Uncorrectable Error Status AER 108h 108h 108h 108h AERUCEM Uncorrectable Error Mask AER 109h 109h AERUCESEV Uncorrectable Error Severity 100h Error Status 100h 113h AERUCESEV 100h Error Status 110h 113h AERCES 110h 113h AERCES 110h 117h AERCEM 117h AERCEM 118h 118h 118h AERCC Advanced Error Mask AER 118h AER Advanced Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express 16Ch 16Fh PXLC3 Link Control 3 PCI Express 170h 173h PXLE IT3h PXLE		A2h	A3h	PXLS2
AER	-			
AER		Advanced Funer Box outing Couchility Beginter Couchi		
Capability ID AER INCORRECTED BE Error Status AER AER Uncorrectable Error Mask AER Uncorrectable Error Severity AER AER Uncorrectable Error Status IOFh AERUCESEV II3h AERCES Correctable Error Status AER Correctable Error Mask AER AVAnced Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Ink Control 3 PCI Express Ink Control 3 PCI Express Ink Control 3 PCI Express Inth Inth Inth Inth Inth Inth Inth Inth		Advanced Error Reporting Capability Register Summar	у	
AER Uncorrectable Error Status 108h 108h 108h AERUCES AER Uncorrectable Error Mask AER Uncorrectable Error Mask AER 108h 108h 109h AERUCEMUncorrectable Error Mask AER 109h AERUCESEV 109		100h	103h	AERID
Uncorrectable Error Status AER 108h 108h 108h AERUCEM Uncorrectable Error Mask AER Uncorrectable Error Severity AER Correctable Error Status AER 110h 113h AERCES Correctable Error Status AER Correctable Error Mask AER 114h 117h AERCEM Correctable Error Mask AER Advanced Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express 16Ch 16Fh PXLC3 FCI Express 170h 173h PXLE PCI Express 174h 175h PXLOEC	Capability ID			
Error Status AER Uncorrectable Error Mask AER Uncorrectable Error Severity AER Uncorrectable Error Severity AER AER Correctable Error Status AER AER AER 110h 113h AERCES Correctable Error Mask AER Correctable Error Mask AER AER Correctable Error Mask AER ACR Correctable Error Mask AER ACR Advanced Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Capability PCI Express Link Control 3 PCI Express Lane Error Status PCI Express 174h 175h PXLCE PXLCS	AER	104h	107h	AERUCES
AER Uncorrectable Error Mask AER Uncorrectable Error Severity AER Correctable Error Status AER Correctable Error Mask AER LI0h LI13h AERCES AER Correctable Error Status AER Correctable Error Mask AER AUAdanced Error Mask AER Advanced Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Link Control 3 PCI Express Lane Error Status PCI Express Lane Error Status 174h 175h PXLOEC	Uncorrectable			
Uncorrectable Error Mask AER Uncorrectable Error Severity AER Correctable Error Status AER Correctable Error Mask AER Correctable Error Mask AER Correctable Error Mask AER Correctable Error Mask AER Advanced Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Link Control 3 PCI Express Lane Error Status PCI Express 170h 173h PXLE Lane Error Status PCI Express 174h 175h PXLOEC	Error Status			
Error Mask AER Uncorrectable Error Severity AER Correctable Error Status AER Correctable Error Mask AER Correctable Error Mask AER ACR ACR ACR ACR ACR ACR ACR ACR ACR AC			10Bh	AERUCEM
AER Uncorrectable Error Severity AER Correctable Error Status AER Correctable Error Mask AER Advanced Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Link Control 3 PCI Express Lane Error Status 10Fh AERUCESEV 110h 111h AERCES 112h 117h AERCEM 117h AERCES 117h AER				
Uncorrectable Error Severity AER AER Correctable Error Status AER AER AER AER AER Correctable Error Mask AER AER Advanced Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Link Control 3 PCI Express 170h 173h PXLE Lane Error Status PCI Express 174h 110h 1113h AERCES 1113h AERCES 1114h 1115h AERCEM 1117h AERCEM 117h AERC	Error Mask			
Error Severity AER Correctable Error Status AER Correctable Error Mask AER AER AUTURN AERCEM 114h 117h AERCEM 118h AERCEM AERCEM AERCEM AUTURN AERCEM 118h AERCC Advanced Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Capability PCI Express Lane Error Status PCI Express 170h 173h PXLE PXLC3 FCI Express 174h 175h PXLOCC	AER		10Fh	AERUCESEV
AER Correctable Error Status AER Correctable Error Status AER Correctable Error Mask AER Correctable Error Mask AER Advanced Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Link Control 3 PCI Express Lane Error Status PCI Express 174h AERCEM 117h AERCEM 118h 118h AERCC AERCEM AERCES AERCES AERCEM AERCC AERC	Uncorrectable	10h		
Correctable Error Status AER Correctable Error Mask AER AUANT AERCEM AERC	Error Severity			
Error Status AER Correctable Error Mask AER Advanced Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Link Control 3 PCI Express Lane Error Status PCI Express 174h 114h 117h 117h AERCEM 117h AERCEM 118h 118h 118h 118h 118h AERCC	AER	110h	113h	AERCES
AER Correctable Error Mask AER Advanced Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Link Control 3 PCI Express Lane Error Status PCI Express 174h 118h 118h 118h 118h AERCC AERCC AERCEM 118h 118h 118h 118h 118h 118h 118h 11	Correctable			
Correctable Error Mask AER Advanced Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Link Control 3 PCI Express Lane Error Status PCI Express 174h 118h 118h 118h 118h 118h 118h 118h 1	Error Status			
Error Mask AER Advanced Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Link Control 3 PCI Express Lane Error Status PCI Express 174h 118h 118h 118h 118h 118h 118h 118h 1	AER	114h	117h	AERCEM
AER Advanced Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Link Control 3 PCI Express Lane Error Status PCI Express 174h AERCC 118h 118h AERCC AERCC 118h AERCC AE	Correctable			
Advanced Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Link Control 3 PCI Express Lane Error Status PCI Express 174h 12Bh AERHL 12Bh SPXID 16Bh SPXID 16Bh SPXID 16Bh SPXID 16Bh SPXID 16Bh SPXID 17Bh PXLC3 17Bh PXLC3 17Bh PXLC3	Error Mask			
Error Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Link Control 3 PCI Express Lane Error Status PCI Express 174h 11Ch 12Bh AERHL 16Bh SPXID 173h PXLC3 173h PXLE	AER	118h	11Bh	AERCC
Capabilities and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability Register Summary Secondary PCI Express Link Control 3 PCI Express Lane Error Status PCI Express 174h 112Bh AERHL 12Bh AERHL 16Bh SPXID 16Bh SPXID 16Bh SPXID 16Bh SPXID 16Fh PXLC3 1775h PXLC3 1775h PXLOEC	Advanced			
and Control AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Capability PCI Express 16Ch 16Fh PXLC3 PCI Express 170h 173h PXLE Lane Error Status PCI Express 174h 175h PXLOEC	Error			
AER Header Log Secondary PCI Express Capability Register Summary Secondary PCI Express Capability Register Summary Secondary PCI Express Capability PCI Express Link Control 3 PCI Express Lane Error Status PCI Express 174h 112Bh AERHL 12Bh AERHL 16Bh SPXID 16Bh SPXID 16Fh PXLC3 16Fh PXLC3 175h PXLE	Capabilities			
Secondary PCI Express Capability Register Summary Secondary PCI	and Control			
Secondary PCI Express Capability Register Summary Secondary PCI	AER Header	11Ch	12Bh	AERHL
Secondary PCI Express Capability PCI Express Link Control 3 PCI Express Lane Error Status PCI Express 174h 168h SPXID 16Bh SPXID 16Bh SPXID 16Bh SPXID 16Fh PXLC3 16Fh PXLC3 1775h PXLE	Log			
Express Capability PCI Express Link Control 3 PCI Express Lane Error Status PCI Express 174h 175h PXLC3		Secondary PCI Express Capability Register Summary		
Express Capability PCI Express Link Control 3 PCI Express Lane Error Status PCI Express 174h 175h PXLC3	Secondary PCI	168h	16Bh	SPXID
Capability 16Ch 16Fh PXLC3 Link Control 3 170h 173h PXLE Lane Error Status 174h 175h PXLOEC	-			
PCI Express 16Ch 16Fh PXLC3 Link Control 3 170h 173h PXLE Lane Error Status 174h 175h PXLOEC	•			
Link Control 3 170h 173h PXLE Lane Error Status 174h 175h PXLOEC		16Ch	16Fh	PXLC3
Lane Error Status PCI Express 174h 175h PXL0EC	-			
Lane Error Status PCI Express 174h 175h PXL0EC	PCI Express	170h	173h	PXLE
PCI Express 174h 175h PXL0EC	-			
	Status			
Lane 0	PCI Express	174h	175h	PXL0EC
	Lane 0			



Equalization			
Control			
PCI Express	176h	177h	PXL1EC
Lane 1	17011	1//11	TALILO
Equalization			
Control			
PCI Express	178h	179h	PXL2EC
Lane 2	17011	17311	TALZEC
Equalization			
Control			
PCI Express	17Ah	17Bh	PXL3EC
Lane 3	277111	1,511	TALSEC
Equalization			
Control			
	Secondary PCI Express Capability Register Summary		
Secondary PCI	168h	16Bh	SPXID
Express			
Capability			
PCI Express	16Ch	16Fh	PXLC3
Link Control 3			
PCI Express	170h	173h	PXLE
Lane Error			
Status			
PCI Express	174h	175h	PXL0EC
Lane 0			
Equalization			
Control			
PCI Express	176h	177h	PXL1EC
Lane 1			
Equalization			
Control			

Description	Start Address	End Address	Protocol	
PCI Express Lane 2 Equalization Control	178h	179h	PXL2EC	
PCI Express Lane 3 Equalization Control	17Ah	17Bh	PXL3EC	
NVM Express Registers Register Summary				
Controller Capabilities	00h	07h	CAP	
Version	08h	0Bh	VS	
Interrupt Mask Set	0Ch	0Fh	INTMS	
Interrupt Mask Clear	10h	13h	INTMC	



Controller Configuration	14h	17h	CC
Reserved	18h	1Bh	Reserved
Controller Status	1Ch	1Fh	CSTS
Reserved	20h	23h	Reserved
Admin Queue Attributes	24h	27h	AQA
Admin Submission Queue Base Address	28h	2Fh	ASQ
Admin Completion Queue Base Address	30h	37h	ACQ
Reserved	38h	EFFh	Reserved
Command Set Specific	F00h	FFFh	Reserved
Submission Queue 0 Tail Doorbell (Admin)	1000h	1003h	SQ0TDBL
Completion Queue 0 Head Doorbell (Admin)	1000h + (1 * (4 << CAP.DSTRD))	1003h + (1 * (4 << CAP.DSTRD))	CQ0HDBL
Submission Queue y Tail Doorbell	1000h+ (2y * (4 << CAP.DSTRD))	1003h + (2y * (4 << CAP.DSTRD))	SQYTDVL
Completion Queue y Head Doorbell	1000h + ((2y + 1) * (4 << CAP.DSTRD))	1003h + ((2y + 1) * (4 << CAP.DSTRD))	CQYHDBL

Table 6:Register Summary Table

9. Supported Command Set

Command Name	Opcode (Hex)
Delete I/O Submission Queue	00h
Create I/O Submission Queue	01h
Get Log Page	02h
Delete I/O Completion Queue	04h
Create I/O Completion Queue	05h
Identify	06h
Abort	08h

Set Feature	09h
Get Feature	0Ah



Asynchronous Event Request	0Ch
Firmware Activate	10h
Firmware Image Download	11h
Not used (I/O Command Set Specific)	80h - BFh
Not used (Vendor Specific)	COh - FFh
Format NVM	80h
Security Send	81h
Security Receive	82h

Table 7:Opcode for Admin Commands

Description	Bytes	O/M	Default Value
PCI Vendor ID	1:00	М	tbd
PCI Subsystem Vendor ID	3:02	М	tbd
Serial Number (ASCII), #:Variables	23:04	М	tbd
Model Number (ASCII)	63:24:00	М	(see PN table)
Firmware Revision, #:Variables	71:64	М	tbd
Recommended Arbitration Burst	72	М	tbd
IEEE OUI	75:73	М	tbd
Controller Multi-path I/O and Name space Sharing Bit			
2: 1h - Controller is associated with an SR-IOV Virtual			
Function 0h - Controller is associated with a PCI			
Function. Bit 1: 1h - Device has Two or More		0	tbd
controller 0h - Device has One Controller Bit 0: 1h -	76		
Device has Two or More physical PCI Express ports 0h			
- Device has One PCI Express port			
Maximum Data Transfer Size Bit 0: 1h - Supported			
(dual port – future value) 0h - Not Support	77	М	tbd
(Single Port) Maximum Data Transfer Size (MDTS)			
Controller ID (CNTLID)	79:78	М	tbd
Reserved	255:80	М	tbd



Optional Admin Command Support Bits 15:3 -			
Reserved Bit 3: 1h - Name space Management and			
Name space Attachment Commands Supported			
(PM953 conditionally supports the Name space			
Management and Name space Attachment			
command(PCIe v1.2 specification) for are	257:256	M	tbd
configurable over provisioning) Bit 2: 1h - Firmware			
Activate/Download Supported Bit 1: 1h			
Format NVM Supported Bit 0: 0 Security Send and			
Security Receive Not Supported			

Description	Bytes	O/M	Default Value
Abort Command Limit (Maximum number of concurrently outstanding Abort commands) (0's based value)	258	М	tbd
Asynchronous Event Request Limit (Maximum number of concurrently outstanding Asynchronous Event Request commands) (0's based value)	259	М	tbd
Firmware Updates Bits 7:4 - Reserved Bits 3:1 - Number of firmware slots Bit 0 - 1h Slot 1 is read only	260	М	tbd
Log Page Attributes Bits 7:1 - Reserved Bit 0: 0h SMART data is global for all name spaces	261	М	tbd
Error Log Page Entries (Number of Error Information log entries stored by controller) (0's based value)	262	М	tbd
Number of Power States Support (0's based value)	263	М	tbd
Admin Vendor Specific Command Configuration Bits 7:1 - reserved Bit 0 - Indicates Admin Vendor Specific Commands use the format defined in NVM Express 1.0c Figure 8	264	М	tbd
Autonomous Power State Transition Attributes (APSTA)	265	0	tbd
Reserved	511:266	-	-
Submission Queue Entry Size Bits 7:4 - 6h Max SQES (64 bytes) Bits 3:0 - 6h Required SQES (64 bytes)	512	М	tbd
Completion Queue Entry Size Bits 7:4 - 4h Max SQES (16 bytes) Bits 3:0 - 4h Required SQES (16 bytes)	513	М	tbd



Reserved	515:514	-	tbd
Number of Name spaces	519:516	M	tbd
Optional NVM Command Support Bits 15:6 -	521:520		
Reserved Bit 5 - 1h Reservations Supported 0h Not			
support Reservations Bit 4 - 1h Save field in Set			
Feature & Select field in Get Feature Supported 0h			
Not support Save field in Set Feature & Select field in			
Get Feature Bit 3 - 1h Write Zeros Supported 0h		M	tbd
Not support Write Zeros Bit 2 - 1h Data set			
Management Supported 0h Not support Data set			
Management Bit 1 - 1h Write Uncorrectable			
Supported 0h Not support Write Uncorrectable Bit 0			
- 1h Compare Supported 0h Not support Compare			

Description	Bytes	O/M	Default Value
Fused Operation Support Bits 15:1 - Reserved Bit 0 - Oh Compare/Write Fused Operation Not Supported	523:522	М	tbd
Format NVM Attributes Bits 7:3 - Reserved Bit 2 - 1h Cryptographic Erase Bit 1 - 1h Secure Erase Per Name Space Bit 0 - 0h Format Per Name space	524	М	tbd
Volatile Write Cache Oh - No VWC present	525	M	tbd
Atomic Write Unit Normal	527:526	М	tbd
Atomic Write Unit Power Fail (0's based value)	529:528	М	tbd
NVM Vendor Specific Command Configuration Bits 7:1 - reserved Bit 0 - Indicates NVM Vendor Specific Commands use the format defined in NVM Express 1.1.a	530	М	tbd
Reserved	531	М	tbd
ACWU	533:532	О	tbd
Reserved	534:533	М	tbd
No SGL support	539:536	0	tbd
Reserved	703:540	-	tbd
Reserved	2047:704	-	tbd



Power State 0 Descriptor	2079:2048	М	refer to 'Identify Power State Descriptor Data Structure'
N/A	2111:2080	0	tbd
N/A	2143:2112	0	tbd
N/A	-	-	tbd
Power State 31 Descriptor (N/A)	3071:3040	0	tbd
Reserved	4095:3072	1	-

10. Product Ordering Part Numbers

Product Family	Capacity	
M.2 PCIe 2280 SSD	256GB	
	512GB	
	1TB	

11. Installation

BEFORE GETTING STARTED

1. Back Up Your Data VISUAL

INSPECTION

- Before unpacking and handling the SSD, discharge the static electricity by touching the metal chassis of your computer or by using an anti-static wrist strap
- 2. Inspect the box and device for the following
 - a. Box is damaged or water-stained
 - b. Any damage to the SSD

HANDLING THE SSD

- Be cautious when unpacking, installing, and handling the SSD drive. Misuse of the SSD voids all warranty. Follow the succeeding instructions when managing the SSD
- 2. Follow all ESD precautions
- 3. Always operate the SSD within environmental conditions



4. Never switch DC power to the drive by plugging an electrically live source cable into the drive's power connector

INSTALLATION

System Requirements

To install the SSD in your computer, ensure that you have the following items:

1. Mounting Screws (If needed) *Install the SSD*

Follow these steps to install the SSD

- 1. Power down the PC
- 2. Remove the computer system outside cover
- 3. Insert the SSD to the connector on motherboard
- 4. Replace the PC cover
- 5. Power on the PC
- 6. A BIOS sign-on message appears and displays a key sequence to enter the BIOS setup. Set up the BIOS to recognize the SSD.
- 7. Installation is Complete

USING THE SSD IN A MS-DOS OS

The SSD is already partitioned and formatted by NTFS, so if you want to install MS-DOS O/S on the SSD, it should be re-partitioned and re-formatted. After installing the SSD, it must be installed as a disk drive under DOS. Run the DOS commands as listed below and follow the instructions displayed for each command.

- Run the DOS FDISK program to partition the SSD
- 2. Verify that the partition is active and ready for formatting
- 3. Run the DOS FORMAT command to high-level format the SSD **USING THE SSD IN A WINDOWS OS**

No modifications need to be made to use the SSD in a Windows OS platform.

USING THE SSD IN A LINUX O/S

Port driver is needed to be made to use the SSD in Linux OS platforms.



USING THE SSD IN OTHER O/S

Port driver is needed to be made to use the SSD in other OS platforms.

Part # Legend

Gen3: NVME3256GB / NVME3512 / NVME31000

Gen4: NVME4256GB / NVME4512



eMail: info@bitboxpc.com | Toll Free: 1800309PATA

ABOUT

Bitbox is a leading technology brand based in India, proudly contributing to the government's "Make in India" initiative and committed to promoting domestic manufacturing, innovation, and technological advancements in the country. With a vision to drive India's digital transformation, we focus on developing cutting-edge technology solutions. Leveraging a highly skilled workforce, state-of-the-art infrastructure, and strategic partnerships, the brand strives to provide world-class products and services that meet global standards.