

74LS641, LS642, 74LS641-1, LS642-1 Transceivers

Octal Bus Transceiver (Open Collector)
Product Specification

FEATURES

- Octal bidirectional bus interface
- Open Collector Outputs
 - 'LS641, non-inverting
 - 'LS642, inverting
- PNP inputs for reduced loading
- Hysteresis on all Data inputs
- 48mA sink capability ('LS641-1, LS642-1)

FUNCTION TABLE, 'LS641

INPUTS		INPUTS/OUTPUTS	
CE	S/R	A _n	B _n
L	L	A = B	Inputs
L	H	Inputs	B = A
H	X	(Z)	(Z)

FUNCTION TABLE, 'LS642

INPUTS		INPUTS/OUTPUTS	
CE	S/R	A _n	B _n
L	L	A = B	Inputs
L	H	Inputs	B = A
H	X	(Z)	(Z)

H = HIGH voltage level
L = LOW voltage level
X = Don't care
(Z) = HIGH impedance "off" state

TYPE	TYPICAL PROPAGATION DELAY (A to B)	TYPICAL SUPPLY CURRENT (TOTAL)
74LS641 & -1	17ns	58mA
74LS642 & -1	17ns	58mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS641N N74LS641-1N N74LS642N N74LS642-1N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS & -1
All	Inputs	1LSul
All	Outputs	30LSul


NOTE:

A 74LS unit load (LSul) is 20μA I_{IH} and -0.4mA I_{IL}.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Transceivers

74LS641, LS642, 74LS641-1, LS642-1

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER		74LS & -1	UNIT
V_{CC}	Supply voltage	7.0	V
V_{IN}	Input voltage	-0.5 to +7.0	V
I_{IN}	Input current	-30 to +1	mA
V_{OUT}	Voltage applied to output in HIGH output state	-0.5 to + V_{CC}	V
T_A	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER		74LS & -1			UNIT
		Min	Nom	Max	
V_{CC}	Supply voltage	4.75	5.0	5.25	V
V_{IH}	HIGH-level input voltage	2.0			V
V_{IL}	LOW-level input voltage			+0.6	V
I_{IK}	Input clamp current			-18	mA
V_{OH}	HIGH-level output voltage			5.5	V
I_{OL}	LOW-level output current			24	mA
	74LS-1 only			48	mA
T_A	Operating free-air temperature	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹		74LS641			74LS641-1			UNIT
			Min	Typ ²	Max	Min	Typ ²	Max	
ΔV_T	Hysteresis ($V_{T+} - V_{T-}$)	$V_{CC} = \text{MIN}$, A or B input	0.2	0.4		0.2	0.4		V
I_{OH}	HIGH-level output current	$V_{CC} = \text{MIN}$, $V_{IH} = \text{MIN}$, $V_{IL} = \text{MAX}$, $V_{OH} = 5.5V$			100			100	μA
V_{OL}	LOW-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = \text{MIN}$, $V_{IL} = \text{MAX}$	$I_{OL} = 12\text{mA}$		0.25	0.4	0.25	0.4	V
			$I_{OL} = 24\text{mA}$ (74LS)		0.35	0.5	0.35	0.5	V
			$I_{OL} = 48\text{mA}$ (74LS-1)				0.4	0.5	V
V_{IK}	Input clamp voltage	$V_{CC} = \text{MIN}$, $I_I = I_{IK}$			-1.5			-1.5	V
I_I	Input current at maximum input voltage	$V_{CC} = \text{MAX}$	$V_I = 5.5V$ A or B input		0.1			0.1	mA
			$V_I = 7.0V$ S/ $\bar{R}$ or $\bar{C}\bar{E}$ input		0.1			0.1	mA
I_{IH}	HIGH-level input current	$V_{CC} = \text{MAX}$, $V_I = 2.7V$			20			20	μA
I_{IL}	LOW-level input current	$V_{CC} = \text{MAX}$, $V_I = 0.4V$			-0.4			-0.4	mA
I_{CC}	Supply current ³ (total)	$V_{CC} = \text{MAX}$	I_{CCH} Outputs HIGH		48	70	48	70	mA
			I_{CCL} Outputs LOW		62	90	62	90	mA
			I_{CCZ} Outputs OFF		64	95	64	95	mA

NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ\text{C}$.3. Measure I_{CC} with outputs open.


Transceivers

74LS641, LS642, 74LS641-1, LS642-1

AC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER		TEST CONDITIONS	$C_L = 45\text{pF}$, $R_L = 667\Omega$		UNIT
			Min	Max	
t_{PLH}	Propagation delay	Waveform 1		25	ns
t_{PHL}	A input to B output				
t_{PLH}	Propagation delay	Waveform 1		25	ns
t_{PHL}	B input to A output				
t_{PLH}	Propagation delay	Waveform 1		40	ns
	$\overline{CE}$, S/R inputs to A output	Waveform 1		40	
	$\overline{CE}$ input to B output	Waveform 2		40	
	S/R input to B output	Waveform 2		40	
t_{PHL}	Propagation delay	Waveform 2		50	ns
	$\overline{CE}$, S/R inputs to A output	Waveform 2		50	
	$\overline{CE}$ input to B output	Waveform 2		50	
	S/R input to B output	Waveform 1		50	

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS

