

Preliminary

Ver.: 0.1

LTPS LCD Specification

Model Name: 990000475P

Customer Signature						
Date						

This technical specification is subjected to change without notice





Table of Contents

NO.	Item	Page
	Cover Sheet	1
	Table of Contents	2
	Record of Revision	3
1	Features	4
2	General Specifications	4
3	Input / Output Terminals	5
4	Absolute Maximum Ratings	10
5	Electrical Characteristics	11
6	Timing Chart	13
7	Optical Characteristics	15
8	Reliability	18
9	Handling Cautions	19
10	Mechanical Drawing	20
11	Packing Drawing	21



Record of Revision

Rev	Issued Date	Description
0.0	May. 24, 2007	New create.
0.1	Jul. 06, 2007	 Update Panel Power Consumption of 5.1 Driving TFT LCD Panel to 150nW Update Luminance of 7.1Optical Specification to 240 cd/m² (Min).
		Add measure machine on 7.2 Basic Measure Conditions
0.2	Aug. 02, 2007	2. Add 5.2 Current Dissipation
		3. Cancel Panel Power Consumption of 5.1 Driving TFT LCD Panel to 150nW

Page: 3/21

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



1. FEATURES

The 4.3" LCD module is the active matrix color TFT LCD module. LTPS (Low Temperature Poly Silicon) TFT technology is applied with vertical and horizontal drivers built on the panel.

Both of horizontal and vertical scan are reversible and controlled by the parallel interface commands. The product is designed for the requirement of the green product, and the specification complies with TPO's "Green Product Chemical Substance Specification Standard Hand Book".

2. GENERAL SPECIFICATIONS

Item	Description	Unit
Display Size (Diagonal)	4.3	Inch
Aspect ratio	15:9	-
Display Type	Transmissive	-
Active Area (HxV)	93.6 x 56.16	mm
Number of Dots (HxV)	800 x RGB x480	Dot
Dot Pitch (HxV)	0.039 x 0.117	mm
Color Arrangement	Stripe	-
Color Numbers	16Million	-
Outline Dimension (HxVxT) *	100.6x68.45x3.1	mm
Weight	TBD	G

^{*}Exclude FPC and protrusions.

Page: 4/21



3. INPUT/OUTPUT TERMINALS

3.1TFT LCD Panel

Recommend connector: FH28-60S-0.5SH(51)

Pin	Symbol	I/O	Description	Remark
1	T1	D	Only for Toppoly test pin	
2	CGH	С	Capacitor for VGH(+9.0 V)(2.2 uF)	
3	CPL1	С	Capacitor for charge pump clock (0.2 uF)	
4	CPL2	С	Capacitor for charge pump clock (0.2 uF)	
5	VCOM	С	Capacitor for VCOM (2.2 uF)	
6	VD	ı	Vertical sync input	
7	HD	I	Horizontal sync input	
8	DEN	I	Data Enable	
9	NCLK	ı	Clock signal, latch data onto line latches	
10	В0	I	Blue data (LSB)	
11	B1	I	Blue data	
12	B2	I	Blue data	
13	В3	ı	Blue data	
14	B4	I	Blue data	
15	B5	I	Blue data	
16	B6	I	Blue data	
17	B7	I	Blue data (MSB)	
18	GND	Р	Ground	
19	G0	I	Green data (LSB)	
20	G1	I	Green data	
21	G2	I	Green data	
22	G3	I	Green data	
23	G4	I	Green data	
24	G5	I	Green data	
25	G6	I	Green data	
26	G7	I	Green data (MSB)	
27	VCC	Р	Power supply (3.3 V) for digital circuit and charge pump circuit	
28	R0	I	Red data (LSB)	
29	R1	I	Red data	
30	R2	I	Red data	
31	R3	Ι	Red data	
32	R4	I	Red data	
33	R5	I	Red data	

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 5/21



34	R6		Red data	
35	R7	I	Red data (MSB)	
36	VDDP	Р	+5 V power supply	
37	VSS	Р	Ground	
38	VDDN	Р	-5 V power supply	
39	HVDE	,	Mode selection pin. HVDE="H" for SYNC(use HD +VD) mode,	
39	TIVDE	ı	HVDE="L" for DE(use DEN) mode.	
40	GREST		Global reset pin	
41	STBY	I	Standby mode setting pin	
42	SCEN	I	Serial interface chip enable line	
43	SCL	I	Serial interface clock line	
44	SDA	I/O	Serial interface data line	
45	VCC	Р	Power supply (3.3 V) for digital circuit and charge pump circuit	
46	FB	I	Main boost regulator feedback input(default: disable)	
47	GND	Р	Ground	
48	VMP	С	Capacitor for +1.8 V power supply (2.2 uF)	
49	VMN	С	Capacitor for –1.8 V power supply (2.2 uF)	
50	C11	С	Capacitor for charge pump (DC/DC) circuit	
51	C12	С	Capacitor for charge pump (DC/DC) circuit	
52	CGL	С	Capacitor for VGL (-6.5V) (0.1 uF)	
53	Y_UP	ı	For Touch panel Y_UP	
54	X_LEFT		For Touch panel X_LEFT	Note 2
55	Y_BOTTOM		For Touch panel Y_BOTTOM	Note 2
56	X_RIGHT		For Touch panel X_RIGHT	
57	LED A+	Р	LEDA power: anode	
58	LED B+ P		LEDB power: anode	Note 1
59	LED B-	Р	LEDB power: cathode	INOLE
60	LED A-	Р	LEDA power: cathode	


I : Input O: Output P: Power C: Capacitor D: Dummy I/O : Input/Output

Note 1: The figure below shows the connection of backlight LED

Note 2: The figure below shows the connection of Touch panel.




Note 1: LEDA+, LEDA- no use






Note 2: Touch Panel

TOP VIEW





Application circuit: For 8 LED backlight driver



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 9/21



4. ABSOLUTE MAXIMUM RATINGS

Ta = 25

Item	Symbol	MIN	MAX	Unit	Remark
Logic Power Supply Voltage	V_{cc}	2.7	3.6	V	
					VD, HD, NCLK,
				V	Dou[400:1], SDA,
Input Signal Voltage	V_{IN1}	0	V _{cc}		SCL, SCEN,
					DENB,SHDB,
					GRESTB
Back Light Forward Current	l _F	18	23	mA	
Operating Temperature	T_{OPR}	-10	+60		
Storage Temperature	T_{STG}	-30	+80		



5. ELECTRICAL CHARACTERISTICS

5.1. Driving TFT LCD Panel

GND=0V, Ta=25

	ltem		MIN	TYP	MAX	Unit	Remark
		V _{cc}	2.7	3.3	3.6	V	
Power S	Power Supply Voltage		4.8	5.0	5.5	V	
			-5.5	-5	-4.8	V	
Input Signal Voltage	Low Level	V _{IL}	GND	-	0.2x Vcc*	V	VD, HD, NCLK, Dout[400:1], SDA,
	High Level	V _{IH}	0.8x Vcc*	1	Vcc*	V	SCL, SCEN, SHDB, GRESTB
Pixel Clock		PWclk	25	-		ns	Note 1

Vcc* =Vcc (TYP)

Note1: Input pixel clock maximum is 40MHz.

5.2 Current Dissipation

Item	Symbol	MIN	TYP	MAX	Unit	Remark	
Dissipation Current	l _{vcc}	14	15	16.5			
	I _{AVDP}	6.5	7	8	mA	Note2	
	I _{AVDN}	8	9	10.9			
Standby Dissipation Current	I _{svcc}			500			
	I _{SAVDP}			50	uA	Note3	
	I _{SAVDN}			200			

Note2: The input voltage based on typical value. The frame rate minimum is 50Hz, typical is 60Hz and maximum is 72Hz. Measurement bases in 800xRGBx480 resolution with color bar pattern and the pattern defined as shown in the following:



Note3: The input voltage based on typical value.

Page: 11/21




5.3. Driving Backlight

Ta=25

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Forward Current	l f	18	20	23	mA	
Forward Current Voltage	V_{f}	-	26.4	29.6	V	
Backlight Power Consumption	W_{BL}	-	528	680.8	mW	

Backlight driving circuit is recommend as the fix current circuit.






6. TIMING CHART

<Input timing >

--Horizontal--



Horizontal Input Data


Parameter		Symbol	800RGBx480	480RGBx272	400RGBx240	Unit
NCLK Frequency		F _{NCLK}	33.2	9	8.3	MHz
Horizontal valid data		t_{hd}	800	480	400	NCLK
1 Horizonta	1 Horizontal Line		1056	525	528	NCLK
HSYNC	Min.		1	1	1	
Pulse	Тур.	$t_{ m hpw}$				
Width	Max.					NCLK
Hsync blanking		t_{hbp}	216	43	108	NCLK
Hsync front porch		$t_{ m hfp}$	40	2	20	NCLK
DENB Enal	ble Time	t _{ep}	800	480	400	NCLK

Page: 13/21

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.




--Vertical--



Paramete	Symbol	800RGBx480	480RGBx272	400RGBx240	Unit	
Vertical valid data	t_{vd}	480	272	240	Н	
Vertical period		$t_{\rm v}$	525	286	262	Н
	Min.		1	1	1	
VSYNC Pulse	Тур.	$t_{\rm vpw}$				Н
Width	Max.					
Vertical back porch		$t_{ m vbp}$	35	12	20	Н
Vertical front porch		$t_{\rm vfp}$	10	2	2	Н
Vertical blanking of DEN mode		t_{vb}	45	14	22	Н
DENB Enable		t _{DEN}	480	272	240	Н

DENB mode (The DENB signal can instead of HD and VD signals for ASIC to identify the input data)





7. OPTICAL CHARACTERISTICS

7.1 Optical Specification

Ta=25

Item		Symbol		Condition	MIN	TYP	MAX	Unit	Remarks
Viewing Angles		11 +	12	CR = 10	150	170	1	Degree	Note 7-1
		21 +	22		150	170	-		
Contrast Ratio		CR			280	400	-		Note 7-2
Response Time	Rising	Tr			-	30	40	ms	Note 7-3
	Falling	Tf		=0°	-	10	15		
Luminance (I _F =20mA)		L		=0	240	300	-	cd/m ²	Note 7-4
Chromaticity	White	\mathbf{x}_{W}			0.26	0.31	0.36		Note 7-5
		y w			0.28	0.33	0.38		Note 7-5



7.2 Basic Measure Conditions

7.2.1 Driving voltage

Vcc= 3 V

7.2.2 Ambient Temperature: Ta=25


7.2.3 Testing Point: Measure in the display center point and the test angle =0 °

7.2.4 LED Current: I_F=20mA.


7.2.5 Testing Facility

Environmental illumination: 1 Lux

Test equipment: DMS-900



Note 7-1: Viewing angle diagrams:



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.




Note 7-2: Contrast Ratio:

Contrast ratio is measured in optimum common electrode voltage.

CR = Luminance with white image
Luminance with black image

Note 7-3: Definition of response time:



Note 7-4: Luminance:

Test Point: Display Center Test equipment: BM7

Note 7-5: Chromaticity: Test Point: Display Center
Test equipment:DMS-900

Page: 17/21



8 RELIABILITY

No	Test Item	Condition				
1	High Temperature Operation	Ta=+60 , 240hrs				
2	High Temperature & High Humidity Operation	Ta=+40 ,95%RH, 240hrs				
3	Low Temperature Operation	Ta=-10 , 240hrs				
4	High Temperature Storage (non-operation)	Ta=+80 , 240hrs				
5	Low Temperature Storage (non-operation)	Ta=-30 , 240hrs				
•	The word Cheek (new arrayation)	-30 <> +80 , 50 cycles,				
6	Thermal Shock (non-operation)	(30 min) (30 min)				
7		C=150pF, R=330 ohm;				
	Surface Discharge (non-operation)	Discharge:Air:+/-15kV; Contact:+/-8kV				
		5 times/Point; 5 points/ Panel				
8		Frequency:10~55Hz; Amplitude:1.5mm				
	Vibration (non-operation)	Sweet Time: 11min				
		Test Time: 2hrs for each direction of X,Y,Z				
9	Shock (non appration)	Acceleration: 100G; Period:6ms				
	Shock (non-operation)	Directions:+/-X; +/-Y; +/-Z; Cycles: Once				

Ta: Ambient Temperature,



9 HANDLING CAUTIONS

9.2 ESD (Electrical Static Discharge) Strategy

ESD will cause serious damage of the panel, ESD strategy is very important in handling. Following items are the recommend ESD strategy

- 9.2.1 In handling LCD panel, please wear non-charged material gloves. And the conduction ring connect wrist to the earth and the conducting shoes to the earth is necessary.
- 9.2.2 The machine and working table for the panel should have ESD prohibition strategy.
- 9.2.3 In handling the panel, ionize flowing decrease the charge in the environment is necessary.
- 9.2.4 In the process of assembly the module, shield case should connect to the ground.

9.3 Environment

- 9.3.1 Working environment of the panel should in the clean room.
- 9.3.2 The front polarizer is easy damaged, handle it carefully and do not scratch it by sharp material.
- 9.3.3 Panel has polarizer protective film in the surface please remove the protection film of polarizer slowly with ionized air to prevent the electrostatic discharge.

9.4 Others


- 9.4.1 Turn off the power supply before connecting and disconnecting signal input cable.
- 9.4.2 The connection area of FPC and panel is very weak, do not handle panel only by FPC or bend FPC.
- 9.4.3 Water drop on the surface or condensation as panel power on will corrode panel electrode.
- 9.4.4 As the packing bag open, watch out the environment of the panel storage. High temperature and high humidity environment is prohibited.
- 9.4.5 When the TFT LCD module is broken, please watch out whether liquid crystal leaks out or not. If your hand touches liquid crystal, wash your hand cleanly by water and soap as soon as possible.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 19/21



10 MECHANICAL DRAWING




The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 20/21



11 Packing Drawing



- 4.3" module (TD043MTEB1) delivery packing method
- 11.1 Module packed into tray cavity (with Module display face down).
- 11.2 Tray stacking with 15 layers and with 1 empty tray above the stacking tray unit.2pcs desiccant put above the empty tray
- 11.3 Stacking tray unit put into the LDPE bag and fix by adhesive tape.
- 11.4 Put 1pc cardboard inside the carton bottom, and then pack the package unit into the carton. Put 1pc cardboard above the package unit.
- 11.5 Carton tapping with adhesive tape.