

# LTspice Model Monoral Class-D Audio Power Amp. Texas Instruments Inc. TPA3111D1PWPR

## **Model Information**

An original macro model Call Name MDC TPA3111D1PWPR LT

Pin Assign 1:\_SD 2:\_FAULT 3:GND 4:GND 5:GAIN0 6:GAIN1 7:AVCC 8:AGND 9:GVDD 10:PLIMIT 11:INN 12:INP 13:NC 14:PBTL

15:PVCC 16:PVCC 17:BSP 18:OUTP 19:PGND 20:OUTP 21:BSP 22:BSN 23:OUTN 24:PGND 25:OUTN 26:BSN 27:PVCC 28:PVCC

File List MDC\_TPA3111D1PWPR\_LT.lib Model Library

MDC\_TPA3111D1PWPR\_LT.pdf (this file) LTspice version XVII

Model Report Verified Simulator Version

**Note** 

#### References

The information which was used for modeling is as follow:

[Data Sheet]

Date/Version JAJS397F -AUGUST 2009-REVISED JULY 2016

Product name TPA3111D1

Company name Texas Instruments Inc.

[Characteristics listed]

Characteristics Transient

> Gain Control THD-Frea

limit on the output peak-to-peak voltage

#### Simulation Condition

This table shows the range of evaluated simulation range that was not occurs any convergence problems in this area.

Item	Condition	Unit
Temperature	25	deg C





O: Implemented

×: Not Implemented
—: Not applicable

**Model Functions Table** 


RANK=1

Functions	RANK	Implemented
Transient	1	0
Gain Control	1	0
Total Harmonic Distortion	1	0
limit on the output peak-to-peak voltage	1	0




#### **Transient Testbench**

## **Referred to Data Sheet**



Simulation results are following.

Explanatory notes — : simulated




Jan 17 2023 Rev 3.0




#### **Gain Control Testbench**

# **Referred to Data Sheet**



Simulation results are following. Explanatory notes — : simulated


#### **Gain Control**





#### **THD Testbench**


# **Referred to Data Sheet**



Simulation results are following.

Explanatory notes — : simulated


#### **THD**





## limit on the output peak-to-peak voltage Testbench

# **Referred to Data Sheet**




Simulation results are following.

Explanatory notes — : simulated

.step param VPLIMIT 0.5 2 0.5

#### limit on the output peak-to-peak voltage





### **DISCLAIMER**

- 1. This SPICE (Simulation Program with Integrated Circuit Emphasis) model and its content (the "Contents") are copyright of MoDeCH Inc. All rights reserved. Any redistribution or reproduction of any or all part of the Contents in any form is prohibited without express written permission made by MoDeCH Inc.
- MoDeCH Inc. as licensor (the "Licensor") hereby grants to you, as licensee (the "Licensee"), a nonexclusive, non-transferable license to use the Contents as long as you abide by the terms and conditions of this DISCLAIMER.
- 3. The Licensee is not authorized to sell, loan, rent and redistribute or license the Contents in whole or in part, or in modified form, to anyone.
- 4. The Licensor shall in no way be liable to the Licensee or any third party for any loss or damage (including ,but not limited to, lost profits, or other incidental, consequential, or punitive damages), however caused (including through negligence) which may be directly or indirectly suffered from, arising out of, or in connection with, any use of the Contents.
- 5. Notwithstanding anything contained in this DISCLAIMER, in no event shall Licensor be liable for any claims, damages or loss which may arise from the modification, combination, operation or use of the Contents with the Licensee's computer programs.
- 6. The Licensor does not warrant that the Contents will function in any environment.
- 7. The Contents may be changed or updated without notice. MoDeCH Inc. may also make improvements and/or changes in the products, pricing and/or the programs related to the Contents at any time without notice.



MoDeCH Inc.

**Head Office** 

Location: 5-15 Yokoyama-cho, Hachioji-Shi, Tokyo 192-0081, Japan

Tel:+81-42-656-3360

E-Mail:model-on-support@modech.co.jp

URL:http://www.modech.com/en/

Jan 17 2023 Rev 3.0