

# LTspice Model High voltage high and low-side driver STMicroelectronics L6391DTR

# **Model Information**

Model A macro model
Call Name MDC L6391DTR LT

Pin Assign 1:\_LIN 2:\_SD/OD 3:HIN 4:VCC 5:DT 6:NC1 7:AGND 8:CP- 9:CP+ 10:LVG 11:NC2 12:OUT

13:HVG 14:BOOT

File List Model Library MDC\_L6391DTR\_LT01.lib

Model Report MDC\_L6391DTR\_LT.pdf (this file)

Verified Simulator Version LTspice XVII

Note

#### References

The information which was used for modeling is as follow:

[Data Sheet]

Date/VersionSeptember 2015 DocID17892 Rev 3

Product name
L6391DTR

Company nameSTMicroelectronics

[Characteristics listed]

CharacteristicsTruth Table, UVLO

Switching, Dead Time

#### Simulation Condition

This table shows the range of evaluated simulation range that was not occurs any convergence problems in this area.

Item	Condition	Unit
Temperature	25	deg C



**Model Functions Table** 

# Driver

O: Implemented

×: Not Implemented

—: Not applicable


# RANK=1

	10 (14)( 1	
Functions	RANK	Implemented
Truth Table	1	0
On Resistance	1	0
Switching(Typ.)	1	0
UVLO	1	0
VH/VIL-VDD	1	-
Clamp Voltage	1	-
Propagation delay	1	0
Over Current Protection	2	-
Over Voltage Protection	2	_




Application Circuit (Vcc = 15V, H.V. = 15V, TOLOAD =  $50\Omega$ ) Testbench

# **Referred to Data Sheet**




Simulation results are following. Explanatory notes — : simulated





#### **Truth Table Testbench**


# **Referred to Data Sheet**



.tran 0 500u 0 10n .lib MDC\_L6391DTR\_LT.lib

Simulation results are following.


Explanatory notes — : simulated





#### VccUVLO Testbench


# **Referred to Data Sheet**



Simulation results are following.

Explanatory notes — : simulated


#### **VccUVLO**





#### **VboUVLO Testbench**


# **Referred to Data Sheet**



.tran 0 500u 0 100n .lib MDC\_L6391DTR\_LT.lib

Simulation results are following. Explanatory notes — : simulated


#### **VboUVLO**



May,18,2022 Rev 1.0



### **Switching Testbench**



.tran 0 25u 0 10n .lib MDC\_L6391DTR\_LT.lib


.meas TRAN Linr FIND V( $\overline{\text{LIN}}$ ) WHEN V( $\overline{\text{LIN}}$ ) = 3.3\*0.5 CROSS=3 .meas TRAN Linf FIND V(LIN) WHEN V(LIN) = 3.3\*0.5 CROSS=2 .meas TRAN Ltr10% FIND V(LVG) WHEN V(LVG) = 15\*0.1 CROSS=3 .meas TRAN Ltr90% FIND V(LVG) WHEN V(LVG) = 15\*0.1 CROSS=3 .meas TRAN Ltr10% FIND V(LVG) WHEN V(LVG) = 15\*0.1 CROSS=4 .meas TRAN Ltr90% FIND V(LVG) WHEN V(LVG) = 15\*0.9 CROSS=4

.meas TRAN Hinr FIND V(HIN) WHEN V(HIN) = 3.3\*0.5 CROSS=1
.meas TRAN Hinf FIND V(HIN) WHEN V(HIN) = 3.3\*0.5 CROSS=2
.meas TRAN Htr10% FIND V(HVG) WHEN V(HVG) = 15\*0.1 CROSS=1
.meas TRAN Htr90% FIND V(HVG) WHEN V(HVG) = 15\*0.9 CROSS=1
.meas TRAN Htf10% FIND V(HVG) WHEN V(HVG) = 15\*0.1 CROSS=2
.meas TRAN Htf90% FIND V(HVG) WHEN V(HVG) = 15\*0.9 CROSS=2

Simulation results are following.

Explanatory notes — : simulated

#### **Switching**




t <sub>on</sub>	125 ns
t <sub>off</sub>	113 ns
t <sub>r</sub>	75.1 ns
t <sub>f</sub>	34.9 ns

			V(h	nin)			
				····/			
						٦ :	
	/					1	
	7						
	/					\	
	<u>/                                    </u>						
			V(h	ivg)			
	: /						
us	8.2us	8.6us	9. <b>0</b> us		9.8us	10.2us	10

t <sub>on</sub>	126 ns
t <sub>off</sub>	132 ns
t <sub>r</sub>	75.1 ns
t <sub>f</sub>	35.1 ns



# **Switching Testbench**




PULSE(0 3.3 5u 100n 100n 10u 20u 1)

.tran 0 20u 0 10n .lib MDC\_L6391DTR\_LT.lib .meas TRAN  $\overline{SD}/OD_f$  FIND V( $\overline{SD}/OD$ ) WHEN V( $\overline{SD}/OD$ ) = 3.3\*0.5 CROSS=2 .meas TRAN Htf10% FIND V(HVG) WHEN V(HVG) = 15\*0.1 CROSS=2 .meas TRAN Htf90% FIND V(HVG) WHEN V(HVG) = 15\*0.9 CROSS=2


Simulation results are following. Explanatory notes — : simulated

#### **Switching**






#### **Dead Time Testbench**




.tran 0 500u 0 10n .lib MDC\_L6391DTR\_LT.lib

Simulation results are following. Explanatory notes — : simulated


#### **Dead Time**







## Time Chart 1 Testbench




PWL(0 3.3 20u 3.3 {20u+1n} 0 32u 0 {32u+1n} 3.3 68u 3.3 {68u+1n} 0 80u 0 {80u+1n} 3.3)

.tran 0 100u 0 10n .lib MDC\_L6391DTR\_LT.lib


Simulation results are following. Explanatory notes — : simulated

#### Time Chart(1)





## Time Chart<sup>2</sup> Testbench




PWL(0 3.3 20u 3.3 {20u+1n} 0 30u 0 {30u+1n} 3.3 70u 3.3 {70u+1n} 0 80u 0 {80u+1n} 3.3)

.tran 0 100u 0 10n .lib MDC\_L6391DTR\_LT.lib


Simulation results are following. Explanatory notes — : simulated

#### Time Chart<sup>2</sup>






#### Time Chart<sup>®</sup> Testbench



.tran 0 100u 0 10n .lib MDC\_L6391DTR\_LT.lib


Simulation results are following. Explanatory notes — : simulated

#### Time Chart®





## Time Chart 4 Testbench




PWL(0 3.3 20u 3.3 {20u+1n} 0 30u 0 {30u+1n} 3.3 70u 3.3 {70u+1n} 0 80u 0 {80u+1n} 3.3)

.tran 0 100u 0 10n .lib MDC\_L6391DTR\_LT.lib

Simulation results are following. Explanatory notes — : simulated

#### Time Chart(4)





# **DISCLAIMER**

- 1. This SPICE (Simulation Program with Integrated Circuit Emphasis) model and its content (the "Contents") are copyright of MoDeCH Inc. All rights reserved. Any redistribution or reproduction of any or all part of the Contents in any form is prohibited without express written permission made by MoDeCH Inc.
- 2. MoDeCH Inc. as licensor (the" Licensor") hereby grants to you, as licensee (the "Licensee"), a non-exclusive, non-transferable license to use the Contents as long as you abide by the terms and conditions of this DISCLAIMER.
- 3. The Licensee is not authorized to sell, loan, rent and redistribute or license the Contents in whole or in part, or in modified form, to anyone.
- 4. The Licensor shall in no way be liable to the Licensee or any third party for any loss or damage (including ,but not limited to, lost profits, or other incidental, consequential, or punitive damages), however caused (including through negligence) which may be directly or indirectly suffered from, arising out of, or in connection with, any use of the Contents.
- 5. Notwithstanding anything contained in this DISCLAIMER, in no event shall Licensor be liable for any claims, damages or loss which may arise from the modification, combination, operation or use of the Contents with the Licensee's computer programs.
- 6. The Licensor does not warrant that the Contents will function in any environment.
- 7. The Contents may be changed or updated without notice. MoDeCH Inc. may also make improvements and/or changes in the products, pricing and/or the programs related to the Contents at any time without notice.



MoDeCH Inc.

**Head Office** 

Location: 5-15 Yokoyama-cho, Hachioji-Shi, Tokyo 192-0081, Japan

Tel:+81-42-656-3360

E-Mail:model-on-support@modech.co.jp

URL:http://www.modech.com/en/

May,18,2022 Rev 1.0