


PSpice Model NMOS Infineon IAUC120N04S6N009



Model Information

Model A macro model based on BSIM3 model

Call Name MDC_IAUC120N04S6N009_PS **Pin Assign** 1:S 2:S 3:S 4:G 5:D 6:D 7:D 8:D

File List Model Library MDC_IAUC120N04S6N009_PS01.lib

Model Report MDC_IAUC120N04S6N009_PS.pdf (this file)

Verified Simulator Version

Note

PSpice version 16.6

References

The information which was used for modeling is as follow:

[Data Sheet]

Date/Version
Product name
Company name
2018-09-27 Rev. 1.0
IAUC120N04S6N009
Infineon Technologies AG

● Characteristics IdVds[Vgs],Rds(on)Id[Vgs],IdVgs[Temp],Rds(on)Temp[Id],Vt

hTemp[Id], Ciss, Coss, Crss, Is Vsd[Temp], VgsQg[Vdd], tdon, td

off,tf,tr,trr,qrr

Simulation Range

This table shows the range of evaluated simulation range that was not occurs any convergence problems in this area.


Item	Range			Unit
	Min.		Max.	
Drain-source voltage (DC)	0	to	40	V
Gate-source voltage (DC)	0	to	20	V
Temperature	-55	to	175	deg C




Simulation results are following. Explanatory notes — : simulated

IdVds[Vgs]

Temp. = 25deg C




Rds(on)Id[Vgs]




IdVgs[Temp]

Vds = 6V




Rds(on)Temp[Id]

Vgs = 10V




VthTemp[Id]

Vd = Vg



Ciss

Freq. = 1MHz






Simulation results are following. Explanatory notes — : simulated


Coss

Freq. = 1MHz




Crss

Freq. = 1MHz




IsVsd[Temp]




VgsQg[Vdd]

Id = 40A




VgsQg[Vdd]

Id = 40A



tdon

Vdd = 20V, Id = 120A, +Vg = 10V, -Vg = 0V, Rg = 3.5ohm






Simulation results are following. Explanatory notes — : simulated


tdoff

Vdd = 20V, Id = 120A, +Vg = 10V, -Vg = 0V, Rg = 3.5ohm




tf

Vdd = 20V, Id = 120A, +Vg = 10V, -Vg = 0V, Rg = 3.5ohm




tr

Vdd = 20V, Id = 120A, +Vg = 10V, -Vg = 0V, Rg = 3.5ohm




trr

ir=2.43A



qrr

ir=2.43A





DISCLAIMER

- 1. This SPICE (Simulation Program with Integrated Circuit Emphasis) model and its content (the "Contents") are copyright of MoDeCH Inc. All rights reserved. Any redistribution or reproduction of any or all part of the Contents in any form is prohibited without express written permission made by MoDeCH Inc.
- MoDeCH Inc. as licensor (the "Licensor") hereby grants to you, as licensee (the "Licensee"), a nonexclusive, non-transferable license to use the Contents as long as you abide by the terms and conditions of this DISCLAIMER.
- 3. The Licensee is not authorized to sell, loan, rent and redistribute or license the Contents in whole or in part, or in modified form, to anyone.
- 4. The Licensor shall in no way be liable to the Licensee or any third party for any loss or damage (including ,but not limited to, lost profits, or other incidental, consequential, or punitive damages), however caused (including through negligence) which may be directly or indirectly suffered from, arising out of, or in connection with, any use of the Contents.
- 5. Notwithstanding anything contained in this DISCLAIMER, in no event shall Licensor be liable for any claims, damages or loss which may arise from the modification, combination, operation or use of the Contents with the Licensee's computer programs.
- 6. The Licensor does not warrant that the Contents will function in any environment.
- 7. The Contents may be changed or updated without notice. MoDeCH Inc. may also make improvements and/or changes in the products, pricing and/or the programs related to the Contents at any time without notice.



MoDeCH Inc.

Head Office

Location: Taiju-Seimei-Hachioji Bldg., 5-15 Yokoyama-cho, Hachioji-Shi, Tokyo 192-0081, Japan

Tel:+81-42-656-3360

E-Mail:model-on-support@modech.co.jp

URL:http://www.modech.com/en/