

PSpice Model

High Stability Isolated Error Amplifier

Analog Devices, Inc.

ADuM3190SRQZ-RL7

Model Information

Model A macro model
Call Name MDC_ADuM3190SRQZ-RL7_PS
Pin Assign 1:VDD1 2:GND1 3:VREG1 4:REFOUT1 5:NC 6:EAOUT2 7:EAOUT 8:GND1 9:GND2
 10:COMP 11:-IN 12:+IN 13:REFOUT 14:VREG2 15:GND2 16:VDD2
File List Model Library MDC_ADuM3190SRQZ-RL7_PS01.lib
 Model Report MDC_ADuM3190SRQZ-RL7_PS.pdf(this file)
Verified Simulator Version PSpice 17.2

Note

References

The information which was used for modeling is as follow:

[Data Sheet]

- Date/Version Rev. A
- Product name ADuM3190
- Company name Analog Devices, Inc.

[Characteristics listed]

- Characteristics Offset Error, Open-Loop Gain, Gain Bandwidth Product, Input, Capacitance, Output Voltage Range, Input Bias Current, Reference Output Voltage, UVLO Positive/Negative Going Threshold, Output Gain, Output -3dB Bandwidth, Output Voltage, EAout/EAout2

Simulation Condition

This table shows the range of evaluated simulation range that was not occurs any convergence problems in this area.

Item	Condition			Unit
	Min	Typ	Max	
Power Supply Voltage	3.0		20.0	V
Temperature		25.0		deg C

OpAmp


○ : Implemented
× : Not Implemented
— : Not applicable

Model Functions Table


RANK=1

Functions	RANK	Implemented
Open Loop Gain	1	○
Unity Frequency	1	○
Input Offset Voltage	1	○
Bias Current	1	○
Maximum output amplitude voltage	1	○

Testbench for transient response of input and output voltage (Vdd1, Vdd2 = 5.0[V], +IN Vm = 100[mV])
 Referred to Data Sheet





File Location C:\Users\oehand\setup\OrCAD_Capture17.2\0\Capture.tst





Testbench for frequency response of Amp.2 (Vdd1, Vdd2 = 5.0[V])


Referred to Data Sheet




Testbench for Vdd1 UVLO function (Vdd1, Vdd2 = 5.0[V], +IN = 1.35[V])
 Referred to Data Sheet



Testbench for Vdd1 UVLO function (Vdd2, Vdd2 = 5.0[V], +IN = 1.35[V])
 Referred to Data Sheet



File Location C:\Users\rochard\setup\ORCAD_Capture17.2\0\Capture.tst



DISCLAIMER

1. This SPICE (Simulation Program with Integrated Circuit Emphasis) model and its content (the "Contents") are copyright of MoDeCH Inc. All rights reserved. Any redistribution or reproduction of any or all part of the Contents in any form is prohibited without express written permission made by MoDeCH Inc.
2. MoDeCH Inc. as licensor (the "Licensor") hereby grants to you, as licensee (the "Licensee"), a non-exclusive, non-transferable license to use the Contents as long as you abide by the terms and conditions of this DISCLAIMER.
3. The Licensee is not authorized to sell, loan, rent and redistribute or license the Contents in whole or in part, or in modified form, to anyone.
4. The Licensor shall in no way be liable to the Licensee or any third party for any loss or damage (including ,but not limited to, lost profits, or other incidental, consequential, or punitive damages), however caused (including through negligence) which may be directly or indirectly suffered from, arising out of, or in connection with, any use of the Contents .
5. Notwithstanding anything contained in this DISCLAIMER, in no event shall Licensor be liable for any claims, damages or loss which may arise from the modification, combination, operation or use of the Contents with the Licensee's computer programs.
6. The Licensor does not warrant that the Contents will function in any environment.
7. The Contents may be changed or updated without notice. MoDeCH Inc. may also make improvements and/or changes in the products, pricing and/or the programs related to the Contents at any time without notice.



MoDeCH Inc.

Head Office

Location: 5-15 Yokoyama-cho, Hachioji-Shi, Tokyo 192-0081, Japan

Tel:+81-42-656-3360

E-Mail:model-on-support@modech.co.jp

URL:<http://www.modech.com/en/>