

LTspice Model

Automotive, 500-mA LDO With Power-Good in Small Wettable Flank

TEXAS INSTRUMENTS

TPS74501PQWDRBRQ1

Model Information

Model	A macro model		
Call Name	MDC_TPS74501PQWDRBRQ1_LT		
Pin Assign	1:OUT	2:NC	3:FB 4:GND 5:EN 6:PG 7:NC 8:IN 9:ThermalPad
File List	Model Library	MDC_TPS74501PQWDRBRQ1_LT.lib	
	Model Report	MDC_TPS74501PQWDRBRQ1_LT.pdf(this file)	

Verified Simulator Version LTspice

Note

References

The information which was used for modeling is as follow:

[Data Sheet]

- Date/Version
- Product name TPS74501PQWDRBRQ1
- Company name TEXAS INSTRUMENTS

[Characteristics listed]

- Characteristics Output Voltage vs Input Voltage
- Start-Up With EN
- Line regulation
- Load regulation
- Active output discharge
- Low-Dropout Voltage
- PG Delay Time
- Current limit

Simulation Condition

This table shows the range of evaluated simulation range that was not occurs any convergence problems in this area.

Item	Condition	Unit
Temperature	25	deg C

○ : Implemented
× : Not Implemented
— : Not applicable

Model Functions Table


	RANK=2	
Functions	RANK	Implemented
Input voltage range: 1.5 V to 6.0 V	1	○
Output voltage range: Adjustable option: 0.55 V to 5.5 V	1	○
Power-good output options: Open-drain	1	○
Output accuracy: ±0.85% (25°C)	1	○
Active output discharge	1	○
Under voltage lockout (UVLO)	1	○
Enable Operation	1	○
Ultra-low dropout: 160 mV (max) at 500 mA (3.3 VOUT)	1	○
Current limit	1	○
Line regulation	1	○
Load regulation	1	○
Line transient	2	○
Load transient	2	○

Output Voltage vs Input Voltage (Input=0V~6V Output=3.3V IO_{UT}=1mA)

Simulation results are following.

Explanatory notes — : simulated

Testbench



Output Voltage vs Input Voltage (Input=0V~6V Output=3.3V IO_{UT}=1mA)

Simulation results are following.

Explanatory notes — : simulated

Sim result

The output voltage does not change even if the input voltage changes




Start-Up With EN

Simulation results are following.

Explanatory notes — : simulated


Testbench



Simulation results are following.

Explanatory notes — : simulated

Sim result




Line regulation (Input=0V~6V Output=3.3V IO_{UT}=1mA)

Simulation results are following.

Explanatory notes — : simulated

Testbench




Line regulation (Input=0V~6V Output=3.3V IO_{UT}=1mA)

Simulation results are following.

Explanatory notes — : simulated

Sim result




Load regulation (Input=3.8V Output=3.3V IOU=0.1A~0.5A)

Simulation results are following.

Explanatory notes — : simulated

Testbench




Load regulation (Input=3.8V Output=3.3V IOU=0.1A~0.5A)

Simulation results are following.

Explanatory notes — : simulated

Sim result




Active output discharge

Simulation results are following.

Explanatory notes — : simulated

Testbench

$$T = (R_{PULLDOWN} \times R_L) / (R_{PULLDOWN} + R_L) \times C_{OUT}$$




Active output discharge

Simulation results are following.

Explanatory notes — : simulated

Sim result

$$T = (R_{PULLDOWN} \times R_L) / (R_{PULLDOWN} + R_L) \times C_{OUT}$$




Low-Dropout Voltage (Input=0V~4.9V IO_{UT}=0.5A)

Simulation results are following.

Explanatory notes — : simulated

Testbench




Low-Dropout Voltage (Input=0V~4.9V IO_{UT}=0.5A)

Simulation results are following.

Explanatory notes — : simulated

Sim result




PG Delay Time

Simulation results are following.

Explanatory notes — : simulated

Testbench

Parameter		MIN	TYP	MAX	UNIT
t _{PGDH}	PG delay time rising, time from 92% V _{OUT} to 20% of PG ⁽¹⁾	135	165	178	µs
		4.5	5	5.5	ms
t _{PGDL}	PG delay time falling, time from 90% V _{OUT} to 90% of PG ⁽¹⁾	1.5	7	10	µs




PG Delay Time

Simulation results are following.

Explanatory notes — : simulated

Sim result




Current limit

Simulation results are following.

Explanatory notes — : simulated

Testbench




Current limit

Simulation results are following.

Explanatory notes — : simulated

Sim result



DISCLAIMER

1. This SPICE (Simulation Program with Integrated Circuit Emphasis) model and its content (the "Contents") are copyright of MoDeCH Inc. All rights reserved. Any redistribution or reproduction of any or all part of the Contents in any form is prohibited without express written permission made by MoDeCH Inc.
2. MoDeCH Inc. as licensor (the "Licensor") hereby grants to you, as licensee (the "Licensee"), a non-exclusive, non-transferable license to use the Contents as long as you abide by the terms and conditions of this DISCLAIMER.
3. The Licensee is not authorized to sell, loan, rent and redistribute or license the Contents in whole or in part, or in modified form, to anyone.
4. The Licensor shall in no way be liable to the Licensee or any third party for any loss or damage (including ,but not limited to, lost profits, or other incidental, consequential, or punitive damages), however caused (including through negligence) which may be directly or indirectly suffered from, arising out of, or in connection with, any use of the Contents .
5. Notwithstanding anything contained in this DISCLAIMER, in no event shall Licensor be liable for any claims, damages or loss which may arise from the modification, combination, operation or use of the Contents with the Licensee's computer programs.
6. The Licensor does not warrant that the Contents will function in any environment.
7. The Contents may be changed or updated without notice. MoDeCH Inc. may also make improvements and/or changes in the products, pricing and/or the programs related to the Contents at any time without notice.



MoDeCH Inc.

Head Office

Location: 5-15 Yokoyama-cho, Hachioji-Shi, Tokyo 192-0081, Japan

Tel:+81-42-656-3360

E-Mail:model-on-support@modech.co.jp

URL:<http://www.modech.com/en/>