

# ADS Model

## Operational Amplifier

### Nisshinbo Micro Devices Inc.

### NJM2904CG

#### Model Information

**Model** A macro model  
**Call Name** MDC\_NJM2904CG\_AD  
**Pin Assign** 1:AOUTPUT 2:A-INPUT 3:A+INPUT 4:V- 5:B+INPUT 6:B-INPUT 7:BOOUTPUT 8:V+  
**File List** Model Library MDC\_NJM2904CG\_AD.lib  
 Model Report MDC\_NJM2904CG\_AD.pdf(this file)

**Verified Simulator Version** ADS 2020 Update 2

#### Note

#### References

The information which was used for modeling is as follow:

[Data Sheet]

- Date/Version 2023.10.13 Ver.14
- Product name NJM2904C/NJM2904CA
- Company name Nisshinbo Micro Devices Inc.(NreJRC)

[Characteristics listed]

- Characteristics Open Loop Gain
- Input offset voltage
- Input offset current
- Input bias current
- Output current limit
- Slew Rate

#### Simulation Condition

This table shows the range of evaluated simulation range that was not occurs any convergence problems in this area.

Item	Condition	Unit
Temperature	25	deg C

○ : Implemented  
 × : Not Implemented  
 — : Not applicable

**Model Functions Table**
**RANK=1**

Functions	RANK	Implemented
Open Loop Gain	1	○
Unity Frequency	1	○
Phase Margin	1	—
Input Offset Voltage	1	○
Input Offset Current	1	○
Bias Current	1	○
Maximum output amplitude voltage	1	○
Slew Rate	1	○
Equivalent Input Noise Voltage	2	—
Equivalent Input Noise Current	2	—

Open Loop Gain


Simulation results are following.

Explanatory notes — : simulated

Testbench



AC  
AC1  
Start=0.1 Hz  
Stop=10 MegHz  
Step=




Open Loop Gain

Simulation results are following.

Explanatory notes — : simulated

Sim result

オープンループ電圧利得 対 周波数 特性例  
V<sup>-</sup>=30V, V<sup>+</sup>=0V



Input offset voltage

Simulation results are following.

Explanatory notes — : simulated



**Testbench**

**OPTIONS**

- Options
- Options1
- Temp=25
- Tnom=25
- V\_RelTol=
- V\_AbsTol=
- I\_RelTol=
- I\_AbsTol=
- GiveAllWarnings=yes
- MaxWarnings=10

**TRANSIENT**

- Tran
- Tran1
- StopTime=50 msec
- MaxTimeStep=10 usec





Input offset voltage

Simulation results are following.

Explanatory notes — : simulated

**Sim result**



Input offset current

Simulation results are following.

Explanatory notes — : simulated

Testbench


OPTIONS

- Options
- Options1
- Temp=25
- Tnom=25
- V\_RelTol=
- V\_AbsTol=
- I\_RelTol=
- I\_AbsTol=
- GiveAllWarnings=yes
- MaxWarnings=10

TRANSIENT

- Tran
- Tran1
- StopTime=50 msec
- MaxTimeStep=10 usec

VAR  
VAR1  
VIN=0  
VCC=5




Input offset current

Simulation results are following.

Explanatory notes — : simulated

Sim result



Input bias current

Simulation results are following.

Explanatory notes — : simulated

Testbench


**OPTIONS**

Options  
Options1  
Temp=25  
Tnom=25  
V\_RelTol=  
V\_AbsTol=  
I\_RelTol=  
I\_AbsTol=  
GiveAllWarnings=yes  
MaxWarnings=10

**TRANSIENT**

Tran  
Tran1  
StopTime=50 msec  
MaxTimeStep=10 usec

VAR  
VAR1  
VIN=0  
VCC=5




Input bias current

Simulation results are following.

Explanatory notes — : simulated

Sim result




Output current limit(Source Current)

Simulation results are following.

Explanatory notes — : simulated

Testbench




Output current limit(Source Current)

Simulation results are following.

Explanatory notes — : simulated

Sim result




Output current limit(Sink Current)

Simulation results are following.

Explanatory notes — : simulated

Testbench




Output current limit(Sink Current)

Simulation results are following.

Explanatory notes — : simulated

Sim result





Slew Rate


Simulation results are following.

Explanatory notes — : simulated

Testbench

TRANSIENT

Tran  
Tran1  
StopTime=40 usec  
MaxTimeStep=1 nsec




Slew Rate

Simulation results are following.

Explanatory notes — : simulated

Sim result



---

## DISCLAIMER

1. This SPICE (Simulation Program with Integrated Circuit Emphasis) model and its content (the "Contents") are copyright of MoDeCH Inc. All rights reserved. Any redistribution or reproduction of any or all part of the Contents in any form is prohibited without express written permission made by MoDeCH Inc.
2. MoDeCH Inc. as licensor (the "Licensor") hereby grants to you, as licensee (the "Licensee"), a non-exclusive, non-transferable license to use the Contents as long as you abide by the terms and conditions of this DISCLAIMER.
3. The Licensee is not authorized to sell, loan, rent and redistribute or license the Contents in whole or in part, or in modified form, to anyone.
4. The Licensor shall in no way be liable to the Licensee or any third party for any loss or damage (including ,but not limited to, lost profits, or other incidental, consequential, or punitive damages), however caused (including through negligence) which may be directly or indirectly suffered from, arising out of, or in connection with, any use of the Contents .
5. Notwithstanding anything contained in this DISCLAIMER, in no event shall Licensor be liable for any claims, damages or loss which may arise from the modification, combination, operation or use of the Contents with the Licensee's computer programs.
6. The Licensor does not warrant that the Contents will function in any environment.
7. The Contents may be changed or updated without notice. MoDeCH Inc. may also make improvements and/or changes in the products, pricing and/or the programs related to the Contents at any time without notice.



---

MoDeCH Inc.

Head Office

Location: 5-15 Yokoyama-cho, Hachioji-Shi, Tokyo 192-0081, Japan

Tel:+81-42-656-3360

E-Mail:[model-on-support@modech.co.jp](mailto:model-on-support@modech.co.jp)

URL:<http://www.modech.com/en/>