


LTspice Model PMOS AOS AOD4185



Model Information

Model A macro model based on BSIM3 model

Call Name MDC_AOD4185_LT

Pin Assign 1:G 2:D 3:S

File List Model Library MDC_AOD4185_LT01.lib

Model Report MDC_AOD4185_LT.pdf (this file)

Verified Simulator Version

Note

LTspice version XVII

References

The information which was used for modeling is as follow:

[Data Sheet]

Date/Version UnknownProduct name AOD4185

● Company name Alpha and Omega Semiconductor

 $\begin{tabular}{l} \blacksquare Characteristics & IdVds[Vgs], IdVgs[Temp], Rds(on)Id[Vgs], Rds(on)Temp[Vgs], \\ \end{tabular}$

Rds(on)Temp[Vgs]02,Rds(on)Vgs[Temp],IsVsd[Temp],VgsQg[Vdd],CapacitanceVds[Cname],SwitchingIdd[Tname],Trrlf[Ir],Qrrlf[Ir],YfsId[Temp],SwitchingWaveform,TrrQrrWaveform

Simulation Range

This table shows the range of evaluated simulation range that was not occurs any convergence problems in this area.


Item	Range			Unit
	Min.		Max.	
Drain-source voltage (DC)	0	to	-40	V
Gate-source voltage (DC)	20	to	-20	V
Temperature	-55	to	175	deg C



Simulation results are following. Explanatory notes — : simulated


IdVds[Vgs]

Temp. = 25degC




IdVgs[Temp]

Vds = -5V




Rds(on)Id[Vgs]




Rds(on)Temp[Vgs]

Id = -15A




Rds(on)Temp[Vgs]02

Id = -20A



Rds(on)Vgs[Temp]

Id = -20A






Simulation results are following. Explanatory notes — : simulated


IsVsd[Temp]

vg = 0V




VgsQg[Vdd]

Id = A




CapacitanceVds[Cname]

freq = 1000000Hz




Switchingldd[Tname]

vgg = -10V, vdd = -20V, RGG = 3ohm




Trrlf[lr]

vdd = 0V, didt = 100A/us



Qrrlf[lr]

vdd = 0V, didt = 100A/us






Simulation results are following. Explanatory notes — : simulated


YfsId[Temp]


Vds = -5V



Switching Waveform


Blue: INPUT Red: OUTPUT





Trr Qrr Waveform

Red: Datasheet Blue: Simulation





DISCLAIMER

- 1. This SPICE (Simulation Program with Integrated Circuit Emphasis) model and its content (the "Contents") are copyright of MoDeCH Inc. All rights reserved. Any redistribution or reproduction of any or all part of the Contents in any form is prohibited without express written permission made by MoDeCH Inc.
- MoDeCH Inc. as licensor (the "Licensor") hereby grants to you, as licensee (the "Licensee"), a nonexclusive, non-transferable license to use the Contents as long as you abide by the terms and conditions of this DISCLAIMER.
- 3. The Licensee is not authorized to sell, loan, rent and redistribute or license the Contents in whole or in part, or in modified form, to anyone.
- 4. The Licensor shall in no way be liable to the Licensee or any third party for any loss or damage (including ,but not limited to, lost profits, or other incidental, consequential, or punitive damages), however caused (including through negligence) which may be directly or indirectly suffered from, arising out of, or in connection with, any use of the Contents.
- 5. Notwithstanding anything contained in this DISCLAIMER, in no event shall Licensor be liable for any claims, damages or loss which may arise from the modification, combination, operation or use of the Contents with the Licensee's computer programs.
- 6. The Licensor does not warrant that the Contents will function in any environment.
- 7. The Contents may be changed or updated without notice. MoDeCH Inc. may also make improvements and/or changes in the products, pricing and/or the programs related to the Contents at any time without notice.



MoDeCH Inc.

Head Office

Location: Taiju-Seimei-Hachioji Bldg., 5-15 Yokoyama-cho, Hachioji-Shi, Tokyo 192-0081, Japan

Tel:+81-42-656-3360

E-Mail:model-on-support@modech.co.jp

URL:http://www.modech.com/en/