PRL-4505 1:8 DIFFERENTIAL FANOUT BUFFER SYSTEM, NECL AND TTL INPUTS, RS-422 OUTPUTS


APPLICATIONS

- Long Line Driver/Level Translator
- Reference Clock Distribution/Translation
- 1 PPS/IRIG-B Signal Distribution
- Test and System Integration

FEATURES

- 1:8 Fanout with RS-422 Outputs
- Channel-to-channel Skew < 200 ps
- Unit-to-unit Skew $< 300 \text{ ps}^3$
- t_R = 1.6 ns Typ. @ 1.6 V Output into 50 Ω
- Back-terminated Differential 124 Ω Outputs Drive Long Lines into floating 124 Ω
- TTL and NECL Inputs (logically ORed)
- NECL Input can be driven differentially, single-ended, or AC-coupled for sinewave conversion
- Standard 19-in. Rack-Mount Chassis with optional slide rails





For the NECL input a toggle switch selects either single-ended or differential inputs. In the differential input mode both the NECL and NECL inputs and are terminated internally into 50 Ω /-2 V, and, therefore, either one or both inputs can accept AC-coupled signals as well.


In the single input mode, signal should be connected to the NECL input only. The NECL input is switched internally to V_{BB}, nominally -1.3 V, and termination resistor R_T for the NECL input channel is changed to a Hi Z value. In the single-input mode, therefore, the NECL input should not be used for receiving signals. If the NECL inputs are not connected to an active signal, the switch should be in the down position.

The input resistance of the TTL input can be selected to be either 50 Ω or 1 K Ω by a toggle switch. The 1 K Ω input is desirable when interfacing with low power circuits. The TTL input threshold voltage is 1.0 V minimum. When over-driven, the input voltage to the internal circuit is limited to 3.5 V through a current limiting 25 Ω series resistor.

The output swing is typically $2.3V_{PP}$ with a 1.1 V_{CMV} into a 124 Ω floating load.

All I/Os are DC coupled and have SMA connectors at the rear panel of the unit. The PRL-4505 is housed in a standard 19-in. rack-mountable enclosure with optional slide rails, powered by an internal power supply switchable for 120/240 VAC, 50-60 Hz operation.





PRL-4505 Front View



PRL-4505 Rear View


1234 Francisco Street, Torrance, CA 90502 Tel: 310-515-5330 Fax: 310-515-0068 Email: sales@pulseresearchlab.com www.pulseresearchlab.com

PRL-4505.pdf PRL-4505 Datasheet Revised: 09/16/21

*SPECIFICATIONS (0 $^{\circ}$ C \leq TA \leq 35 $^{\circ}$ C)

Unless otherwise specified, dynamic measurements are made with all rear-panel outputs terminated into floating 124 Ω , using precision-trimmed 18.0", phase-stable 50 Ω RF cables. Propagation delay measurements are made using a PRL-425T Differential Receiver with TTL outputs, and waveform measurements are made via either a PRL-860D 10X Differential Pickoff Tee, or a 50 Ω -input scope. Due to lack of suitable equipment with floating differential 124 Ω input termination, T_R and T_F are measured using a 50 Ω input scope

SYMBOL	PARAMETER	Min	Тур	Max	UNIT	Comment
R _{T1-1}	Input Resistance, NECL	49.5	50.0	50.5	Ω	Differential Input mode
R_{T2-1}	Input Resistance, TTL 50 Ω	49	50	51	Ω	
R _{T2-2}	Input Resistance, TTL 1 KΩ	0.95	1.00	1.05	ΚΩ	
\mathbf{V}_{TT}	D Input Termination Voltage	-2.2	-2.0	-1.8	V	NECL input
V_{T1}	Input Termination Voltage	-1.25	-1.30	-1.35	V	Single-ended mode
V_{T2}	Input Termination Voltage	-2.20	-2.00	-1.80	V	Differential mode
V_{IH1}	TTL Input Hi Level	1.0		5.0	V	Internally limited to 3.5 V
$V_{\rm IL1}$	TTL Input Lo Level	-0.5		0.5	V	
$V_{\rm IH2}$	NECL Input Hi Level	-1.13	-0.90	-0.81	V	
V_{IL2}	NECL Input Lo Level	-1.95	-1.60	-1.48	V	
R _{OUT1}	Output Resistance	61.4	62	62.6	Ω	Single-ended
R _{OUT2}	Output Resistance	122.8	124	125.2	Ω	Differential
$\mathbf{V}_{\mathrm{OH1}}$	Output High Level		3.6		V	No Load
$\mathbf{V}_{\mathrm{OH2}}$	Output High Level	2.2	2.4	2.6	V	Terminated to 124 Ω
$\mathbf{V}_{\mathrm{OL1}}$	Output Low Level		-1		V	No Load
\mathbf{V}_{OL}	Output Low Level	-0.1	0.1	0.25	V	Terminated to 124 Ω
V _{AC1}	AC Input Voltage, 120	108	115	127	V	
V _{AC2}	AC Input Voltage, 220	216	230	254	V	
V_{VA}	AC Input Power		28	31	VA	
TPROP1	Prop. Delay to Output ↑, Diff. NECL Input	5.73	5.88	6.03	ns	See Notes 1, 2
TPROP2	Prop. Delay to Output ↑, TTL Input, 50 Ω	5.82	5.97	6.12	ns	See Notes 1, 2
T_{R}	Rise Time (10%-90%)		1.6	2.2	ns	
T_{F}	Fall Time (10%-90%)		1.6	2.2	ns	
Tskew1	Ch./Ch. skew between any 2 True Outputs		100	200	ps	See Notes 1, 2
Tskew2	Unit/Unit skew between any 2 True Outputs		150	300	ps	See Notes 1, 2, 3
F _{MAX}	Max Clock Frequency	150	175		MHz	
	Size	19.0"W x 3.5"H x 16.5"D			in	Excluding slide rails
	Weight	13			lbs	



PRL-4505 Block Diagram (simplified)



PRL-4505.pdf PRL-4505 Datasheet Revised: 09/16/21

Notes:

- Skew measurements valid when using same input logic level. TTLinput measurements made with TTL input set to 50 Ω. ECL-input measurements made with ECL input set for differential mode.
- T_{PROP} and T_{SKEW} measurements made via PRL-8505 Test Mux, which provides 50 MHz input clocks in ECL and TTL logic as well as a differential receiver and delaymatched ECL and TTL reference timing paths.
- 3. Unit-to-unit skew specification valid only for units within a single lot, purchased on a single PO.

1234 Francisco Street, Torrance, CA 90502 Tel: 310-515-5330 Fax: 310-515-0068 Email: sales@pulseresearchlab.com www.pulseresearchlab.com