logic

FUNCTION TABLE
(See Notes 1, 2, and 3)

INPUTS			OUTPUTS		
C_n	B	A	$\overline{C}_{n+1}$	$\overline{\Sigma}$	Σ
L	L	L	H	H	L
L	L	H	H	L	H
L	H	L	H	L	H
L	H	H	L	H	L
H	L	L	H	L	H
H	L	H	L	H	L
H	H	L	L	H	L
H	H	H	L	L	H

H = high level, L = low level

SN5480 . . . J PACKAGE
SN7480 . . . J OR N PACKAGE

(TOP VIEW)

B★	1	14 V_{CC}
B_C	2	13 B2
C_n	3	12 B1
$\overline{C}_{n+1}$	4	11 A_C
Σ	5	10 A★
$\overline{\Sigma}$	6	9 A2
GND	7	8 A1

SN5480 . . . W PACKAGE

(TOP VIEW)

A_C	1	14 A★
B1	2	13 A2
B2	3	12 A1
V_{CC}	4	11 GND
B★	5	10 $\overline{\Sigma}$
B_C	6	9 Σ
C_n	7	8 $\overline{C}_{n+1}$

NOTES: 1. $A = \overline{A}_C + \overline{A}★ + A1 \cdot A2$, $B = \overline{B}_C + \overline{B}★ + B1 \cdot B2$.
     2. When A★ is used as an input, A1 or A2 must be low. When B★ is used as an input, B1 or B2 must be low.
     3. When A1 and A2 or B1 and B2 are used as inputs, A★ or B★, respectively, must be open or used to perform dot-AND logic.

description

These single-bit, high-speed, binary full adders with gated complementary inputs, complementary sum (Σ and $\overline{\Sigma}$) outputs and inverted carry output are designed for medium-and high-speed, multiple-bit, parallel-add/serial-carry application. These circuits (see schematic) utilize diode-transistor logic (DTL) for the gated inputs, and high-speed, high-fan-out transistor-transistor logic (TTL) for the sum and carry outputs and are entirely compatible with the TTL logic families. The implementation of a single-inversion, high-speed, Darlington-connected serial-carry circuit minimizes the necessity for extensive "look-ahead" and carry-cascading circuits.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 4) . . . . 7 V
Input voltage (see Note 5) . . . . 5.5 V
Operating free-air temperature range: SN5480 Circuits . . . . −55°C to 125°C
                         SN7480 Circuits . . . . 0° to 70°C
Storage temperature range . . . . −65°C to 150°C

NOTES: 4. Voltage values are with respect to network ground terminal.
     5. Input signals must be zero or positive with respect to network ground terminal.

recommended operating conditions

		SN5480			SN7480			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, I_{OH}	Σ or $\overline{\Sigma}$			−400			−400	
	$\overline{C}_{n+1}$			−200			−200	μA
	A★ or B★			−120			−120	
Low-level output current, I_{OL}	Σ or $\overline{\Sigma}$			16			16	
	$\overline{C}_{n+1}$			8			8	mA
	A★ or B★			4.8			4.8	
Operating free-air temperature, T_A		−55		125	0		70	°C

TEXAS INSTRUMENTS
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

3-327

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS[†]		SN5480 MIN	TYP[‡]	MAX	SN7480 MIN	TYP[‡]	MAX	UNIT
V_{IH}	High-level input voltage				2			2			V
V_{IL}	Low-level input voltage						0.8			0.8	V
V_{OH}	High-level output voltage	Σ or $\bar{\Sigma}$	V_{CC} = MIN,	I_{OH} = −400 μA	2.4	3.5		2.4	3.5		V
		$\bar{C}_{n+1}$	V_{IH} = 2 V,	I_{OH} = −200 μA							
		A⋆ or B⋆	V_{IL} = 0.8 V	I_{OH} = −120 μA							
V_{OL}	Low-level output voltage	Σ or $\bar{\Sigma}$	V_{CC} = MIN,	I_{OL} = 16 mA		0.22	0.4		0.22	0.4	V
		$\bar{C}_{n+1}$	V_{IH} = 2 V,	I_{OL} = 8 mA							
		A⋆ or B⋆	V_{IL} = 0.8 V	I_{OL} = 4.8 mA							
I_I	Input current at maximum input voltage		V_{CC} = MAX,	V_I = 5.5 V			1			1	mA
I_{IH}	High-level input current	$A_1, A_2, B_1, B_2,$ $A_C,$ or B_C	V_{CC} = MAX,	V_I = 2.4 V			15			15	μA
		A⋆ or B⋆				−1.1			−1.1		
		C_n					200			200	
I_{IL}	Low-level input current	$A_1, A_2, B_1, B_2,$ $A_C,$ or B_C	V_{CC} = MAX,	V_I = 0.4 V			−1.6			−1.6	mA
		A⋆ or B⋆					−2.6			−2.6	
		C_n					−8			−8	
I_{OS}	Short-circuit output-current[§]	Σ or $\bar{\Sigma}$	V_{CC} = MAX		−20		−57	−18		−57	mA
		$\bar{C}_{n+1}$			−20		−70	−18		−70	
		A⋆ or B⋆			−0.9		−2.9	−0.9		−2.9	
I_{CC}	Supply current		V_{CC} = MAX, See Note 6			21	31		21	35	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.
[§]Not more than one output should be shorted at a time.
NOTE 6: I_{CC} is measured with all inputs and outputs open.

3

**switching characteristics, V_{CC} = 5 V, T_A = 25°C**

PARAMETER[¶]	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	C_n	$\bar{C}_{n+1}$	C_L = 15 pF, R_L = 780 Ω, See Note 7		13	17	ns
t_{PHL}					8	12	
t_{PLH}	B_C	$\bar{C}_{n+1}$			18	25	
t_{PHL}					38	55	
t_{PLH}	A_C	Σ	C_L = 15 pF, R_L = 400 Ω, See Note 7		52	70	ns
t_{PHL}					62	80	
t_{PLH}	B_C	$\bar{\Sigma}$			38	55	
t_{PHL}					56	75	
t_{PLH}	A_1	A⋆	C_L = 15 pF, See Note 7		48	65	ns
t_{PHL}					17	25	
t_{PLH}	B_1	B⋆			48	65	
t_{PHL}					17	25	

[¶]$t_{PLH} \equiv$ propagation delay time, low-to-high-level output
$t_{PHL} \equiv$ propagation delay time, high-to-low-level output

NOTE 7: The load for testing outputs A⋆ and B⋆ consists only of capacitance C_L to ground. See General Information Section for load circuits and voltage waveforms.

TEXAS
INSTRUMENTS
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

logic diagram

(DUAL-IN-LINE) [FLAT PACKAGE]

schematic

$\bigtriangledown$ ... V$_{CC}$ bus

Resistor values shown are nominal and in ohms.
Pin numbers shown in ( ) are for the N or J package and pin numbers shown in [ ] are for the W package.

3

TTL DEVICES