

Introduction

Spartan®-7 FPGAs are available in -2, -1, and -1L speed grades, with -2 having the highest performance. The Spartan-7 FPGAs predominantly operate at a 1.0V core voltage. The -1L devices are screened for lower maximum static power and can operate at lower core voltages for lower dynamic power than the -1 devices. The -1L devices operate only at $V_{CCINT} = V_{CCBRAM} = 0.95V$ and have the same speed specifications as the -1 speed grade.

Spartan-7 FPGA DC and AC characteristics are specified in commercial (C), industrial (I), and expanded (Q) temperature ranges. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -1Q expanded speed grade device are the same as for a -1C commercial speed grade device). However, only selected speed grades and/or devices are available in each temperature range. For example, the -1L speed grade is only available in the industrial (I) temperature range, and the -1Q speed grade is only available in XA Spartan-7 FPGAs.

All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications.

Available device and package combinations can be found in:

- *7 Series FPGAs Overview* (DS180) [Ref 1]
- *XA Spartan-7 Automotive FPGA Data Sheet: Overview* (DS171) [Ref 2]

This Spartan-7 FPGA data sheet, part of an overall set of documentation on the 7 series FPGAs, is available on the Xilinx website at www.xilinx.com/documentation.

DC Characteristics

Table 1: Absolute Maximum Ratings⁽¹⁾

Symbol	Description	Min	Max	Units
FPGA Logic				
V_{CCINT}	Internal supply voltage.	-0.5	1.1	V
V_{CCAUX}	Auxiliary supply voltage.	-0.5	2.0	V
V_{CCBRAM}	Supply voltage for the block RAM memories.	-0.5	1.1	V
V_{CCO}	Output drivers supply voltage for HR I/O banks.	-0.5	3.6	V
V_{REF}	Input reference voltage.	-0.5	2.0	V

Table 1: Absolute Maximum Ratings⁽¹⁾ (Cont'd)

Symbol	Description	Min	Max	Units
$V_{IN}^{(2)(3)(4)}$	I/O input voltage.	-0.4	$V_{CCO} + 0.55$	V
	I/O input voltage (when $V_{CCO} = 3.3V$) for V_{REF} and differential I/O standards except TMDS_33. ⁽⁵⁾	-0.4	2.625	V
V_{CCBATT}	Key memory battery backup supply.	-0.5	2.0	V
XADC				
V_{CCADC}	XADC supply relative to GNDADC.	-0.5	2.0	V
V_{REFP}	XADC reference input relative to GNDADC.	-0.5	2.0	V
Temperature				
T_{STG}	Storage temperature (ambient).	-65	150	°C
T_{SOL}	Maximum soldering temperature for Pb/Sn component bodies. ⁽⁶⁾	-	+220	°C
	Maximum soldering temperature for Pb-free component bodies. ⁽⁶⁾	-	+260	°C
T_j	Maximum junction temperature. ⁽⁶⁾	-	+125	°C

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- The lower absolute voltage specification always applies.
- For I/O operation, refer to the *7 Series FPGAs SelectIO Resources User Guide* (UG471) [Ref 3].
- The maximum limit applies to DC signals. For maximum undershoot and overshoot AC specifications, see Table 4.
- See Table 9 for TMDS_33 specifications.
- For soldering guidelines and thermal considerations, see the *7 Series FPGA Packaging and Pinout Specification* (UG475) [Ref 4].

Table 2: Recommended Operating Conditions⁽¹⁾⁽²⁾

Symbol	Description	Min	Typ	Max	Units
FPGA Logic					
V _{CCINT} ⁽³⁾	For -2 and -1 (1.0V) devices: internal supply voltage.	0.95	1.00	1.05	V
	For -1L (0.95V) devices: internal supply voltage.	0.92	0.95	0.98	V
V _{CCAUX}	Auxiliary supply voltage.	1.71	1.80	1.89	V
V _{CCBRAM} ⁽³⁾	For -2 and -1 (1.0V) devices: block RAM supply voltage.	0.95	1.00	1.05	V
	For -1L (0.95V) devices: block RAM supply voltage.	0.92	0.95	0.98	V
V _{CCO} ⁽⁴⁾⁽⁵⁾	Supply voltage for HR I/O banks.	1.14	-	3.465	V
V _{IN} ⁽⁶⁾	I/O input voltage.	-0.20	-	V _{CCO} + 0.20	V
	I/O input voltage (when V _{CCO} = 3.3V) for V _{REF} and differential I/O standards except TMDS_33. ⁽⁷⁾	-0.20	-	2.625	V
I _{IN} ⁽⁸⁾	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.	-	-	10	mA
V _{CCBATT} ⁽⁹⁾	Battery voltage.	1.0	-	1.89	V
XADC					
V _{CCADC}	XADC supply relative to GNDADC.	1.71	1.80	1.89	V
V _{REFP}	Externally supplied reference voltage.	1.20	1.25	1.30	V
Temperature					
T _j	Junction temperature operating range for commercial (C) temperature devices.	0	-	85	°C
	Junction temperature operating range for industrial (I) temperature devices.	-40	-	100	°C
	Junction temperature operating range for expanded (Q) temperature devices.	-40	-	125	°C

Notes:

1. All voltages are relative to ground.
2. For the design of the power distribution system consult the *7 Series FPGAs PCB Design Guide* (UG483) [Ref 5].
3. If V_{CCINT} and V_{CCBRAM} are operating at the same voltage, V_{CCINT} and V_{CCBRAM} should be connected to the same supply.
4. Configuration data is retained even if V_{CCO} drops to 0V.
5. Includes V_{CCO} of 1.2V, 1.35V, 1.5V, 1.8V, 2.5V, and 3.3V at ±5%.
6. The lower absolute voltage specification always applies.
7. See Table 9 for TMDS_33 specifications.
8. A total of 200 mA per bank should not be exceeded.
9. V_{CCBATT} is required only when using bitstream encryption. If battery is not used, connect V_{CCBATT} to either ground or V_{CCAUX}.

Table 3: DC Characteristics Over Recommended Operating Conditions

Symbol	Description	Min	Typ ⁽¹⁾	Max	Units
V _{DRI} N	Data retention V _{CCINT} voltage (below which configuration data might be lost).	0.75	–	–	V
V _{DRI}	Data retention V _{CCAUX} voltage (below which configuration data might be lost).	1.5	–	–	V
I _{REF}	V _{REF} leakage current per pin.	–	–	15	µA
I _L	Input or output leakage current per pin (sample-tested).	–	–	15	µA
C _{IN} ⁽²⁾	Die input capacitance at the pad.	–	–	8	pF
I _{RPU}	Pad pull-up (when selected) at V _{IN} = 0V, V _{CCO} = 3.3V.	90	–	330	µA
	Pad pull-up (when selected) at V _{IN} = 0V, V _{CCO} = 2.5V.	68	–	250	µA
	Pad pull-up (when selected) at V _{IN} = 0V, V _{CCO} = 1.8V.	34	–	220	µA
	Pad pull-up (when selected) at V _{IN} = 0V, V _{CCO} = 1.5V.	23	–	150	µA
	Pad pull-up (when selected) at V _{IN} = 0V, V _{CCO} = 1.2V.	12	–	120	µA
I _{RPD}	Pad pull-down (when selected) at V _{IN} = 3.3V.	68	–	330	µA
I _{CCADC}	Analog supply current, analog circuits in powered up state.	–	–	25	mA
I _{BATT} ⁽³⁾	Battery supply current.	–	–	150	nA
R _{IN_TERM} ⁽⁴⁾	Thevenin equivalent resistance of programmable input termination to V _{CCO} /2 (UNTUNED_SPLIT_40).	28	40	55	Ω
	Thevenin equivalent resistance of programmable input termination to V _{CCO} /2 (UNTUNED_SPLIT_50).	35	50	65	Ω
	Thevenin equivalent resistance of programmable input termination to V _{CCO} /2 (UNTUNED_SPLIT_60).	44	60	83	Ω
n	Temperature diode ideality factor.	–	1.010	–	–
r	Temperature diode series resistance.	–	2	–	Ω

Notes:

1. Typical values are specified at nominal voltage, 25°C.
2. This measurement represents the die capacitance at the pad, not including the package.
3. Maximum value specified for worst case process at 25°C.
4. Termination resistance to a V_{CCO}/2 level.

Table 4: V_{IN} Maximum Allowed AC Voltage Overshoot and Undershoot for HR I/O Banks⁽¹⁾⁽²⁾

AC Voltage Overshoot	% of UI at -40°C to 125°C	AC Voltage Undershoot	% of UI at -40°C to 125°C
$V_{CCO} + 0.55$	100	-0.40	100
		-0.45	61.7
		-0.50	25.8
		-0.55	11.0
$V_{CCO} + 0.60$	46.6	-0.60	4.77
$V_{CCO} + 0.65$	21.2	-0.65	2.10
$V_{CCO} + 0.70$	9.75	-0.70	0.94
$V_{CCO} + 0.75$	4.55	-0.75	0.43
$V_{CCO} + 0.80$	2.15	-0.80	0.20
$V_{CCO} + 0.85$	1.02	-0.85	0.09
$V_{CCO} + 0.90$	0.49	-0.90	0.04
$V_{CCO} + 0.95$	0.24	-0.95	0.02

Notes:

1. A total of 200 mA per bank should not be exceeded.
2. The peak voltage of the overshoot or undershoot, and the duration above $V_{CCO} + 0.20V$ or below GND – 0.20V, must not exceed the values in this table.

Table 5: Typical Quiescent Supply Current⁽¹⁾⁽²⁾⁽³⁾

Symbol	Description	Device	Speed Grade						Units
			1.0V					0.95V	
			-2C	-2I	-1C	-1I	-1Q	-1LI	
I_{CCINTQ}	Quiescent V_{CCINT} supply current.	XC7S6	36	36	36	36	36	32	mA
		XC7S15	36	36	36	36	36	32	mA
		XC7S25	48	48	48	48	48	43	mA
		XC7S50	95	95	95	95	95	59	mA
		XC7S75	148	148	148	148	148	134	mA
		XC7S100	148	148	148	148	148	134	mA
		XA7S6	N/A	36	N/A	36	36	N/A	mA
		XA7S15	N/A	36	N/A	36	36	N/A	mA
		XA7S25	N/A	48	N/A	48	48	N/A	mA
		XA7S50	N/A	95	N/A	95	95	N/A	mA
		XA7S75	N/A	148	N/A	148	148	N/A	mA
		XA7S100	N/A	148	N/A	148	148	N/A	mA

Table 5: Typical Quiescent Supply Current⁽¹⁾⁽²⁾⁽³⁾ (Cont'd)

Symbol	Description	Device	Speed Grade						Units
			1.0V					0.95V	
			-2C	-2I	-1C	-1I	-1Q	-1LI	
I _{CC0Q}	Quiescent V _{CC0} supply current.	XC7S6	1	1	1	1	1	1	mA
		XC7S15	1	1	1	1	1	1	mA
		XC7S25	1	1	1	1	1	1	mA
		XC7S50	1	1	1	1	1	1	mA
		XC7S75	4	4	4	4	4	4	mA
		XC7S100	4	4	4	4	4	4	mA
		XA7S6	N/A	1	N/A	1	1	N/A	mA
		XA7S15	N/A	1	N/A	1	1	N/A	mA
		XA7S25	N/A	1	N/A	1	1	N/A	mA
		XA7S50	N/A	1	N/A	1	1	N/A	mA
		XA7S75	N/A	4	N/A	4	4	N/A	mA
		XA7S100	N/A	4	N/A	4	4	N/A	mA
I _{CCAUQ}	Quiescent V _{CCAU} supply current.	XC7S6	10	10	10	10	10	10	mA
		XC7S15	10	10	10	10	10	10	mA
		XC7S25	13	13	13	13	13	13	mA
		XC7S50	22	22	22	22	22	20	mA
		XC7S75	43	43	43	43	43	43	mA
		XC7S100	43	43	43	43	43	43	mA
		XA7S6	N/A	10	N/A	10	10	N/A	mA
		XA7S15	N/A	10	N/A	10	10	N/A	mA
		XA7S25	N/A	13	N/A	13	13	N/A	mA
		XA7S50	N/A	22	N/A	22	22	N/A	mA
		XA7S75	N/A	43	N/A	43	43	N/A	mA
		XA7S100	N/A	43	N/A	43	43	N/A	mA

Table 5: Typical Quiescent Supply Current⁽¹⁾⁽²⁾⁽³⁾ (Cont'd)

Symbol	Description	Device	Speed Grade						Units
			1.0V					0.95V	
			-2C	-2I	-1C	-1I	-1Q	-1LI	
$I_{CCBRAMQ}$	Quiescent V_{CCBRAM} supply current.	XC7S6	1	1	1	1	1	1	mA
		XC7S15	1	1	1	1	1	1	mA
		XC7S25	1	1	1	1	1	1	mA
		XC7S50	2	2	2	2	2	1	mA
		XC7S75	9	9	9	9	9	8	mA
		XC7S100	9	9	9	9	9	8	mA
		XA7S6	N/A	1	N/A	1	1	N/A	mA
		XA7S15	N/A	1	N/A	1	1	N/A	mA
		XA7S25	N/A	1	N/A	1	1	N/A	mA
		XA7S50	N/A	2	N/A	2	2	N/A	mA
		XA7S75	N/A	9	N/A	9	9	N/A	mA
		XA7S100	N/A	9	N/A	9	9	N/A	mA

Notes:

1. Typical values are specified at nominal voltage, 85°C junction temperature (T_j) with single-ended SelectIO™ resources.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. Use the Xilinx Power Estimator spreadsheet tool [Ref 6] to estimate static power consumption for conditions other than those specified.

Power-On/Off Power Supply Sequencing

The recommended power-on sequence is V_{CCINT} , V_{CCBRAM} , V_{CCAUX} , and V_{CCO} to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If V_{CCINT} and V_{CCBRAM} have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously. If V_{CCAUX} and V_{CCO} have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously.

For V_{CCO} voltages of 3.3V in HR I/O banks and configuration bank 0 the following conditions apply.

- The voltage difference between V_{CCO} and V_{CCAUX} must not exceed 2.625V for longer than $T_{VCCO2VCCAUX}$ for each power-on/off cycle to maintain device reliability levels.
- The $T_{VCCO2VCCAUX}$ time can be allocated in any percentage between the power-on and power-off ramps.

There is no recommended sequence for supplies not discussed in this section.

Table 6 shows the minimum current, in addition to I_{CCQ} maximum, that is required by Spartan-7 devices for proper power-on and configuration. If the current minimums shown in **Table 6** are met, the device powers on after all four supplies have passed through their power-on reset threshold voltages. The FPGA must not be configured until after V_{CCINT} is applied. Once initialized and configured, use the *Xilinx Power Estimator* spreadsheet tool [Ref 6] to estimate current drain on these supplies.

Table 6: Power-On Current

Device	$I_{CCINTMIN}$	$I_{CCAUXMIN}$	I_{CCOMIN}	$I_{CCBRAMMIN}$	Units
XC7S6	$I_{CCINTQ} + 120$	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 60$	mA
XC7S15	$I_{CCINTQ} + 120$	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 60$	mA
XC7S25	$I_{CCINTQ} + 120$	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 60$	mA
XC7S50	$I_{CCINTQ} + 120$	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 60$	mA
XC7S75	$I_{CCINTQ} + 300$	$I_{CCAUXQ} + 140$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 60$	mA
XC7S100	$I_{CCINTQ} + 300$	$I_{CCAUXQ} + 140$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 60$	mA
XA7S6	$I_{CCINTQ} + 120$	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 60$	mA
XA7S15	$I_{CCINTQ} + 120$	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 60$	mA
XA7S25	$I_{CCINTQ} + 120$	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 60$	mA
XA7S50	$I_{CCINTQ} + 120$	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 60$	mA
XA7S75	$I_{CCINTQ} + 300$	$I_{CCAUXQ} + 140$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 60$	mA
XA7S100	$I_{CCINTQ} + 300$	$I_{CCAUXQ} + 140$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 60$	mA

Table 7: Power Supply Ramp Time

Symbol	Description	Conditions	Min	Max	Units
T_{VCCINT}	Ramp time from GND to 90% of V_{CCINT} .		0.2	50	ms
T_{VCCO}	Ramp time from GND to 90% of V_{CCO} .		0.2	50	ms
T_{VCCAUX}	Ramp time from GND to 90% of V_{CCAUX} .		0.2	50	ms
$T_{VCCBRAM}$	Ramp time from GND to 90% of V_{CCBRAM} .		0.2	50	ms
$T_{VCCO2VCCAUX}$	Allowed time per power cycle for $V_{CCO} - V_{CCAUX} > 2.625\text{V}$.	$T_J = 125^\circ\text{C}$ ⁽¹⁾	-	300	ms
		$T_J = 100^\circ\text{C}$ ⁽¹⁾	-	500	ms
		$T_J = 85^\circ\text{C}$ ⁽¹⁾	-	800	ms

Notes:

- Based on 240,000 power cycles with a nominal V_{CCO} of 3.3V or 36,500 power cycles with a worst case V_{CCO} of 3.465V.

DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

Table 8: SelectIO DC Input and Output Levels⁽¹⁾⁽²⁾⁽³⁾

I/O Standard	V_{IL}		V_{IH}		V_{OL}	V_{OH}	I_{OL}	I_{OH}
	V , Min	V , Max	V , Min	V , Max	V , Max	V , Min	mA, Max	mA, Min
HSTL_I	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	8.00	-8.00
HSTL_I_18	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	8.00	-8.00
HSTL_II	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	16.00	-16.00
HSTL_II_18	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	16.00	-16.00
HSUL_12	-0.300	$V_{REF} - 0.130$	$V_{REF} + 0.130$	$V_{CCO} + 0.300$	20% V_{CCO}	80% V_{CCO}	0.10	-0.10
LVCMOS12	-0.300	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	Note 4	Note 4
LVCMOS15	-0.300	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.300$	25% V_{CCO}	75% V_{CCO}	Note 5	Note 5
LVCMOS18	-0.300	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.300$	0.450	$V_{CCO} - 0.450$	Note 6	Note 6
LVCMOS25	-0.300	0.7	1.700	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	Note 5	Note 5
LVCMOS33	-0.300	0.8	2.000	3.450	0.400	$V_{CCO} - 0.400$	Note 5	Note 5
LVTTL	-0.300	0.8	2.000	3.450	0.400	2.400	Note 6	Note 6
MOBILE_DDR	-0.300	20% V_{CCO}	80% V_{CCO}	$V_{CCO} + 0.300$	10% V_{CCO}	90% V_{CCO}	0.10	-0.10
PCI33_3	-0.400	30% V_{CCO}	50% V_{CCO}	$V_{CCO} + 0.500$	10% V_{CCO}	90% V_{CCO}	1.50	-0.50
SSTL135	-0.300	$V_{REF} - 0.090$	$V_{REF} + 0.090$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	13.00	-13.00
SSTL135_R	-0.300	$V_{REF} - 0.090$	$V_{REF} + 0.090$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	8.90	-8.90
SSTL15	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.175$	$V_{CCO}/2 + 0.175$	13.00	-13.00
SSTL15_R	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.175$	$V_{CCO}/2 + 0.175$	8.90	-8.90
SSTL18_I	-0.300	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.470$	$V_{CCO}/2 + 0.470$	8.00	-8.00
SSTL18_II	-0.300	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.600$	$V_{CCO}/2 + 0.600$	13.40	-13.40

Notes:

1. Tested according to relevant specifications.
2. 3.3V and 2.5V standards are only supported in HR I/O banks.
3. For detailed interface specific DC voltage levels, see the 7 Series FPGAs SelectIO Resources User Guide (UG471) [Ref 3].
4. Supported drive strengths of 4, 8, or 12 mA in HR I/O banks.
5. Supported drive strengths of 4, 8, 12, or 16 mA in HR I/O banks.
6. Supported drive strengths of 4, 8, 12, 16, or 24 mA in HR I/O banks.

Table 9: Differential SelectIO DC Input and Output Levels

I/O Standard	V _{ICM} ⁽¹⁾			V _{ID} ⁽²⁾			V _{OCM} ⁽³⁾			V _{OD} ⁽⁴⁾		
	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max
BLVDS_25	0.300	1.200	1.425	0.100	–	–	–	1.250	–	Note 5		
MINI_LVDS_25	0.300	1.200	V _{CCAUX}	0.200	0.400	0.600	1.000	1.200	1.400	0.300	0.450	0.600
PPDS_25	0.200	0.900	V _{CCAUX}	0.100	0.250	0.400	0.500	0.950	1.400	0.100	0.250	0.400
RSDS_25	0.300	0.900	1.500	0.100	0.350	0.600	1.000	1.200	1.400	0.100	0.350	0.600
TMDS_33	2.700	2.965	3.230	0.150	0.675	1.200	V _{CCO} – 0.405	V _{CCO} – 0.300	V _{CCO} – 0.190	0.400	0.600	0.800

Notes:

1. V_{ICM} is the input common mode voltage.
2. V_{ID} is the input differential voltage (Q – \bar{Q}).
3. V_{OCM} is the output common mode voltage.
4. V_{OD} is the output differential voltage (Q – \bar{Q}).
5. V_{OD} for BLVDS will vary significantly depending on topology and loading.

Table 10: Complementary Differential SelectIO DC Input and Output Levels

I/O Standard	V _{ICM} ⁽¹⁾			V _{ID} ⁽²⁾			V _{OL} ⁽³⁾		V _{OH} ⁽⁴⁾		I _{OL}		I _{OH}
	V, Min	V, Typ	V, Max	V, Min	V, Max	V, Max	V, Min	mA, Max	mA, Min	mA, Max	mA, Min	mA, Max	mA, Min
DIFF_HSTL_I	0.300	0.750	1.125	0.100	–	0.400	V _{CCO} – 0.400	8.00	–8.00				
DIFF_HSTL_I_18	0.300	0.900	1.425	0.100	–	0.400	V _{CCO} – 0.400	8.00	–8.00				
DIFF_HSTL_II	0.300	0.750	1.125	0.100	–	0.400	V _{CCO} – 0.400	16.00	–16.00				
DIFF_HSTL_II_18	0.300	0.900	1.425	0.100	–	0.400	V _{CCO} – 0.400	16.00	–16.00				
DIFF_HSUL_12	0.300	0.600	0.850	0.100	–	20% V _{CCO}	80% V _{CCO}	0.100	–0.100				
DIFF_MOBILE_DDR	0.300	0.900	1.425	0.100	–	10% V _{CCO}	90% V _{CCO}	0.100	–0.100				
DIFF_SSTL135	0.300	0.675	1.000	0.100	–	(V _{CCO} /2) – 0.150	(V _{CCO} /2) + 0.150	13.0	–13.0				
DIFF_SSTL135_R	0.300	0.675	1.000	0.100	–	(V _{CCO} /2) – 0.150	(V _{CCO} /2) + 0.150	8.9	–8.9				
DIFF_SSTL15	0.300	0.750	1.125	0.100	–	(V _{CCO} /2) – 0.175	(V _{CCO} /2) + 0.175	13.0	–13.0				
DIFF_SSTL15_R	0.300	0.750	1.125	0.100	–	(V _{CCO} /2) – 0.175	(V _{CCO} /2) + 0.175	8.9	–8.9				
DIFF_SSTL18_I	0.300	0.900	1.425	0.100	–	(V _{CCO} /2) – 0.470	(V _{CCO} /2) + 0.470	8.00	–8.00				
DIFF_SSTL18_II	0.300	0.900	1.425	0.100	–	(V _{CCO} /2) – 0.600	(V _{CCO} /2) + 0.600	13.4	–13.4				

Notes:

1. V_{ICM} is the input common mode voltage.
2. V_{ID} is the input differential voltage (Q – \bar{Q}).
3. V_{OL} is the single-ended low-output voltage.
4. V_{OH} is the single-ended high-output voltage.

LVDS DC Specifications (LVDS_25)

Table 11: LVDS_25 DC Specifications⁽¹⁾

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
V_{CCO}	Supply voltage.		2.375	2.500	2.625	V
V_{OH}	Output High voltage for Q and \bar{Q} .	$R_T = 100\Omega$ across Q and \bar{Q} signals.	-	-	1.675	V
V_{OL}	Output Low voltage for Q and \bar{Q} .	$R_T = 100\Omega$ across Q and \bar{Q} signals.	0.700	-	-	V
V_{ODIFF}	Differential output voltage: $(Q - \bar{Q})$, Q = High $(\bar{Q} - Q)$, \bar{Q} = High	$R_T = 100\Omega$ across Q and \bar{Q} signals.	247	350	600	mV
V_{OCM}	Output common-mode voltage.	$R_T = 100\Omega$ across Q and \bar{Q} signals.	1.000	1.250	1.425	V
V_{IDIFF}	Differential input voltage: $(Q - \bar{Q})$, Q = High $(\bar{Q} - Q)$, \bar{Q} = High		100	350	600	mV
V_{ICM}	Input common-mode voltage.		0.300	1.200	1.500	V

Notes:

1. Differential inputs for LVDS_25 can be placed in banks with V_{CCO} levels that are different from the required level for outputs. Consult the *7 Series FPGAs SelectIO Resources User Guide* (UG471) [Ref 3] for more information.

AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications from the Vivado® Design Suite as outlined in [Table 12](#).

Table 12: Speed Specification Version By Device

2018.1	Device
1.21	XC7S6, XC7S15, XC7S25, XC7S50, XC7S75, XC7S100
1.15	XA7S6, XA7S15, XA7S25, XA7S50, XA7S75, XA7S100

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows.

Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Spartan-7 FPGAs.

Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 13](#) correlates the current status of each Spartan-7 device on a per speed grade basis.

Table 13: Spartan-7 Device Speed Grade Designations

Device	Speed Grade, Temperature Range, and V_{CCINT} Operating Voltage		
	Advance	Preliminary	Production
XC7S6		-2C (1.0V), -2I (1.0V), -1C (1.0V), -1I (1.0V), -1Q (1.0V), and -1LI (0.95V) ⁽¹⁾	
XC7S15		-2C (1.0V), -2I (1.0V), -1C (1.0V), -1I (1.0V), -1Q (1.0V), and -1LI (0.95V) ⁽¹⁾	
XC7S25			-2C (1.0V), -2I (1.0V), -1C (1.0V), -1I (1.0V), -1Q (1.0V), and -1LI (0.95V) ⁽¹⁾
XC7S50			-2C (1.0V), -2I (1.0V), -1C (1.0V), -1I (1.0V), -1Q (1.0V), and -1LI (0.95V) ⁽¹⁾
XC7S75		-1Q (1.0V)	-2C (1.0V), -2I (1.0V), -1C (1.0V), -1I (1.0V), and -1LI (0.95V) ⁽¹⁾
XC7S100		-1Q (1.0V)	-2C (1.0V), -2I (1.0V), -1C (1.0V), -1I (1.0V), and -1LI (0.95V) ⁽¹⁾
XA7S6		-2I (1.0V), -1I (1.0V), -1Q (1.0V)	
XA7S15		-2I (1.0V), -1I (1.0V), -1Q (1.0V)	
XA7S25			-2I (1.0V), -1I (1.0V), -1Q (1.0V)
XA7S50			-2I (1.0V), -1I (1.0V), -1Q (1.0V)
XA7S75		-2I (1.0V), -1I (1.0V), -1Q (1.0V)	
XA7S100		-2I (1.0V), -1I (1.0V), -1Q (1.0V)	

Notes:

1. The lowest power -1LI devices, where $V_{CCINT} = 0.95V$, are listed in the Vivado Design Suite as -1IL.

Production Silicon and Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

[Table 14](#) lists the production released Spartan-7 device, speed grade, and the minimum corresponding supported speed specification version and software revisions. The software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 14: Spartan-7 Device Production Software and Speed Specification Release

Device	V_{CCINT} Operating Voltage, Speed Grade, and Temperature Range					
	1.0V					0.95V
	-2C	-2I	-1C	-1I	-1Q	-1LI
XC7S6						
XC7S15						
XC7S25	Vivado tools 2017.4 v1.20				Vivado tools 2018.1 v1.21	Vivado tools 2017.4 v1.20
XC7S50	Vivado tools 2017.2 v1.17				Vivado tools 2017.3 v1.19	Vivado tools 2017.2 v1.17
XC7S75	Vivado tools 2018.1 v1.21					Vivado tools 2018.1 v1.21
XC7S100	Vivado tools 2018.1 v1.21					Vivado tools 2018.1 v1.21
XA7S6	N/A		N/A			N/A
XA7S15	N/A		N/A			N/A
XA7S25	N/A	Vivado tools 2018.1 v1.15	N/A	Vivado tools 2018.1 v1.15		N/A
XA7S50	N/A	Vivado tools 2017.3 v1.12	N/A	Vivado tools 2017.3 v1.12		N/A
XA7S75	N/A		N/A			N/A
XA7S100	N/A		N/A			N/A

Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Spartan-7 FPGAs. These values are subject to the same guidelines as the [AC Switching Characteristics, page 12](#).

Table 15: Networking Applications Interface Performances

Description	V_{CCINT} Operating Voltage, Speed Grade, and Temperature Range			Units
	1.0V		0.95V	
	-2C/-2I	-1C/-1I/-1Q	-1LI	
SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)	680	600	600	Mb/s
DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14)	1250	950	950	Mb/s
SDR LVDS receiver ⁽¹⁾	680	600	600	Mb/s
DDR LVDS receiver ⁽¹⁾	1250	950	950	Mb/s

Notes:

- LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.

Table 16: Maximum Physical Interface (PHY) Rate for Memory Interface IP available with the Memory Interface Generator⁽¹⁾

Memory Standard	V_{CCINT} Operating Voltage, Speed Grade, and Temperature Range			Units
	1.0V		0.95V	
	-2C/-2I	-1C/-1I/-1Q	-1I	
4:1 Memory Controllers				
DDR3	800(2)	667	667	Mb/s
DDR3L	800(2)	667	667	Mb/s
DDR2	800(2)	667	667	Mb/s
2:1 Memory Controllers				
DDR3	800(2)	667	667	Mb/s
DDR3L	800(2)	667	667	Mb/s
DDR2	800(2)	667	667	Mb/s
LPDDR2	667	533	533	Mb/s

Notes:

1. V_{REF} tracking is required. For more information, see the *Zynq-7000 AP SoC and 7 Series FPGAs Memory Interface Solutions User Guide* (UG586) [Ref 7].
2. The maximum PHY rate is 667 Mb/s in the FTGB196 package.

IOB Pad Input/Output/3-State

Table 17 summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- T_{IOP} is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- T_{IOOP} is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- T_{IOTP} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HR I/O banks, the IN_TERM termination turn-on time is always faster than T_{IOTP} when the INTERMDISABLE pin is used.

Table 17: IOB High Range (HR) Switching Characteristics

I/O Standard	T_{IOP}		T_{IOOP}		T_{IOTP}		Units			
	V_{CCINT} Operating Voltage and Speed Grade									
	1.0V		0.95V		1.0V					
	-2	-1	-2	-1	-1L	-2				
LVTTL_S4	1.34	1.41	1.41	3.93	4.18	4.18	3.96	4.20	4.20	ns
LVTTL_S8	1.34	1.41	1.41	3.66	3.92	3.92	3.69	3.93	3.93	ns
LVTTL_S12	1.34	1.41	1.41	3.65	3.90	3.90	3.68	3.91	3.91	ns
LVTTL_S16	1.34	1.41	1.41	3.19	3.45	3.45	3.22	3.46	3.46	ns
LVTTL_S24	1.34	1.41	1.41	3.41	3.67	3.67	3.44	3.68	3.68	ns

Table 17: IOB High Range (HR) Switching Characteristics (Cont'd)

I/O Standard	T _{IOP1}			T _{IOP0P}			T _{IOTP}			Units	
	V _{CCINT} Operating Voltage and Speed Grade										
	1.0V		0.95V	1.0V		0.95V	1.0V		0.95V		
	-2	-1	-1L	-2	-1	-1L	-2	-1	-1L		
LVTTL_F4	1.34	1.41	1.41	3.38	3.64	3.64	3.41	3.65	3.65	ns	
LVTTL_F8	1.34	1.41	1.41	2.87	3.12	3.12	2.90	3.13	3.13	ns	
LVTTL_F12	1.34	1.41	1.41	2.85	3.10	3.10	2.88	3.12	3.12	ns	
LVTTL_F16	1.34	1.41	1.41	2.68	2.93	2.93	2.71	2.95	2.95	ns	
LVTTL_F24	1.34	1.41	1.41	2.65	2.90	2.90	2.68	2.91	2.91	ns	
LVDS_25	0.81	0.88	0.88	1.41	1.67	1.67	1.44	1.68	1.68	ns	
MINI_LVDS_25	0.81	0.88	0.88	1.40	1.65	1.65	1.43	1.66	1.66	ns	
BLVDS_25	0.81	0.88	0.88	1.96	2.21	2.21	1.99	2.23	2.23	ns	
RSDS_25 (point to point)	0.81	0.88	0.88	1.40	1.65	1.65	1.43	1.66	1.66	ns	
PPDS_25	0.81	0.88	0.88	1.41	1.67	1.67	1.44	1.68	1.68	ns	
TMDS_33	0.81	0.88	0.88	1.54	1.79	1.79	1.57	1.80	1.80	ns	
PCI33_3	1.32	1.39	1.39	3.22	3.48	3.48	3.25	3.49	3.49	ns	
HSUL_12_S	0.75	0.82	0.82	1.93	2.18	2.18	1.96	2.20	2.20	ns	
HSUL_12_F	0.75	0.82	0.82	1.41	1.67	1.67	1.44	1.68	1.68	ns	
DIFF_HSUL_12_S	0.76	0.83	0.83	1.93	2.18	2.18	1.96	2.20	2.20	ns	
DIFF_HSUL_12_F	0.76	0.83	0.83	1.41	1.67	1.67	1.44	1.68	1.68	ns	
MOBILE_DDR_S	0.84	0.91	0.91	1.80	2.06	2.06	1.83	2.07	2.07	ns	
MOBILE_DDR_F	0.84	0.91	0.91	1.51	1.76	1.76	1.54	1.77	1.77	ns	
DIFF_MOBILE_DDR_S	0.78	0.85	0.85	1.82	2.07	2.07	1.85	2.09	2.09	ns	
DIFF_MOBILE_DDR_F	0.78	0.85	0.85	1.57	1.82	1.82	1.60	1.84	1.84	ns	
HSTL_I_S	0.75	0.82	0.82	1.74	1.99	1.99	1.77	2.01	2.01	ns	
HSTL_II_S	0.73	0.80	0.80	1.54	1.79	1.79	1.57	1.80	1.80	ns	
HSTL_I_18_S	0.75	0.82	0.82	1.41	1.67	1.67	1.44	1.68	1.68	ns	
HSTL_II_18_S	0.75	0.81	0.81	1.54	1.79	1.79	1.57	1.80	1.80	ns	
DIFF_HSTL_I_S	0.76	0.83	0.83	1.71	1.96	1.96	1.74	1.98	1.98	ns	
DIFF_HSTL_II_S	0.76	0.83	0.83	1.63	1.88	1.88	1.66	1.90	1.90	ns	
DIFF_HSTL_I_18_S	0.79	0.86	0.86	1.51	1.76	1.76	1.54	1.77	1.77	ns	
DIFF_HSTL_II_18_S	0.78	0.85	0.85	1.58	1.84	1.84	1.61	1.85	1.85	ns	
HSTL_I_F	0.75	0.82	0.82	1.22	1.48	1.48	1.25	1.49	1.49	ns	
HSTL_II_F	0.73	0.80	0.80	1.24	1.49	1.49	1.27	1.51	1.51	ns	
HSTL_I_18_F	0.75	0.82	0.82	1.26	1.51	1.51	1.29	1.52	1.52	ns	
HSTL_II_18_F	0.75	0.81	0.81	1.24	1.49	1.49	1.27	1.51	1.51	ns	
DIFF_HSTL_I_F	0.76	0.83	0.83	1.30	1.56	1.56	1.33	1.57	1.57	ns	
DIFF_HSTL_II_F	0.76	0.83	0.83	1.33	1.59	1.59	1.36	1.60	1.60	ns	
DIFF_HSTL_I_18_F	0.79	0.86	0.86	1.33	1.59	1.59	1.36	1.60	1.60	ns	
DIFF_HSTL_II_18_F	0.78	0.85	0.85	1.33	1.59	1.59	1.36	1.60	1.60	ns	

Table 17: IOB High Range (HR) Switching Characteristics (Cont'd)

I/O Standard	T_{IOPI}			T_{IOOP}			T_{IOTP}			Units	
	V_{CCINT} Operating Voltage and Speed Grade										
	1.0V		0.95V	1.0V		0.95V	1.0V		0.95V		
	-2	-1	-1L	-2	-1	-1L	-2	-1	-1L		
LVCMS33_S4	1.34	1.41	1.41	3.93	4.18	4.18	3.96	4.20	4.20	ns	
LVCMS33_S8	1.34	1.41	1.41	3.65	3.90	3.90	3.68	3.91	3.91	ns	
LVCMS33_S12	1.34	1.41	1.41	3.21	3.46	3.46	3.24	3.48	3.48	ns	
LVCMS33_S16	1.34	1.41	1.41	3.52	3.77	3.77	3.55	3.79	3.79	ns	
LVCMS33_F4	1.34	1.41	1.41	3.38	3.64	3.64	3.41	3.65	3.65	ns	
LVCMS33_F8	1.34	1.41	1.41	2.87	3.12	3.12	2.90	3.13	3.13	ns	
LVCMS33_F12	1.34	1.41	1.41	2.68	2.93	2.93	2.71	2.95	2.95	ns	
LVCMS33_F16	1.34	1.41	1.41	2.68	2.93	2.93	2.71	2.95	2.95	ns	
LVCMS25_S4	1.20	1.27	1.27	3.26	3.51	3.51	3.29	3.52	3.52	ns	
LVCMS25_S8	1.20	1.27	1.27	3.01	3.26	3.26	3.04	3.27	3.27	ns	
LVCMS25_S12	1.20	1.27	1.27	2.60	2.85	2.85	2.63	2.87	2.87	ns	
LVCMS25_S16	1.20	1.27	1.27	2.94	3.20	3.20	2.97	3.21	3.21	ns	
LVCMS25_F4	1.20	1.27	1.27	2.87	3.12	3.12	2.90	3.13	3.13	ns	
LVCMS25_F8	1.20	1.27	1.27	2.30	2.56	2.56	2.33	2.57	2.57	ns	
LVCMS25_F12	1.20	1.27	1.27	2.29	2.54	2.54	2.32	2.55	2.55	ns	
LVCMS25_F16	1.20	1.27	1.27	2.13	2.39	2.39	2.16	2.40	2.40	ns	
LVCMS18_S4	0.83	0.89	0.89	1.74	1.99	1.99	1.77	2.01	2.01	ns	
LVCMS18_S8	0.83	0.89	0.89	2.30	2.56	2.56	2.33	2.57	2.57	ns	
LVCMS18_S12	0.83	0.89	0.89	2.30	2.56	2.56	2.33	2.57	2.57	ns	
LVCMS18_S16	0.83	0.89	0.89	1.65	1.90	1.90	1.68	1.91	1.91	ns	
LVCMS18_S24	0.83	0.89	0.89	1.72	1.98	1.98	1.75	1.99	1.99	ns	
LVCMS18_F4	0.83	0.89	0.89	1.57	1.82	1.82	1.60	1.84	1.84	ns	
LVCMS18_F8	0.83	0.89	0.89	1.80	2.06	2.06	1.83	2.07	2.07	ns	
LVCMS18_F12	0.83	0.89	0.89	1.80	2.06	2.06	1.83	2.07	2.07	ns	
LVCMS18_F16	0.83	0.89	0.89	1.52	1.77	1.77	1.55	1.79	1.79	ns	
LVCMS18_F24	0.83	0.89	0.89	1.46	1.71	1.71	1.49	1.73	1.73	ns	
LVCMS15_S4	0.86	0.93	0.93	2.18	2.43	2.43	2.21	2.45	2.45	ns	
LVCMS15_S8	0.86	0.93	0.93	2.21	2.46	2.46	2.24	2.48	2.48	ns	
LVCMS15_S12	0.86	0.93	0.93	1.71	1.96	1.96	1.74	1.98	1.98	ns	
LVCMS15_S16	0.86	0.93	0.93	1.71	1.96	1.96	1.74	1.98	1.98	ns	
LVCMS15_F4	0.86	0.93	0.93	1.97	2.23	2.23	2.00	2.24	2.24	ns	
LVCMS15_F8	0.86	0.93	0.93	1.72	1.98	1.98	1.75	1.99	1.99	ns	
LVCMS15_F12	0.86	0.93	0.93	1.47	1.73	1.73	1.50	1.74	1.74	ns	
LVCMS15_F16	0.86	0.93	0.93	1.46	1.71	1.71	1.49	1.73	1.73	ns	
LVCMS12_S4	0.95	1.02	1.02	2.69	2.95	2.95	2.72	2.96	2.96	ns	
LVCMS12_S8	0.95	1.02	1.02	2.21	2.46	2.46	2.24	2.48	2.48	ns	

Table 17: IOB High Range (HR) Switching Characteristics (Cont'd)

I/O Standard	T _{IOPI}			T _{IOOP}			T _{IOTP}			Units	
	V _{CCINT} Operating Voltage and Speed Grade										
	1.0V		0.95V	1.0V		0.95V	1.0V		0.95V		
	-2	-1	-1L	-2	-1	-1L	-2	-1	-1L		
LVCMOS12_S12	0.95	1.02	1.02	1.91	2.17	2.17	1.94	2.18	2.18	ns	
LVCMOS12_F4	0.95	1.02	1.02	2.10	2.35	2.35	2.13	2.37	2.37	ns	
LVCMOS12_F8	0.95	1.02	1.02	1.66	1.92	1.92	1.69	1.93	1.93	ns	
LVCMOS12_F12	0.95	1.02	1.02	1.51	1.76	1.76	1.54	1.77	1.77	ns	
SSTL135_S	0.75	0.82	0.82	1.47	1.73	1.73	1.50	1.74	1.74	ns	
SSTL15_S	0.68	0.75	0.75	1.43	1.68	1.68	1.46	1.69	1.69	ns	
SSTL18_I_S	0.75	0.82	0.82	1.79	2.04	2.04	1.82	2.06	2.06	ns	
SSTL18_II_S	0.75	0.82	0.82	1.43	1.68	1.68	1.46	1.70	1.70	ns	
DIFF_SSTL135_S	0.76	0.83	0.83	1.47	1.73	1.73	1.50	1.74	1.74	ns	
DIFF_SSTL15_S	0.76	0.83	0.83	1.43	1.68	1.68	1.46	1.69	1.69	ns	
DIFF_SSTL18_I_S	0.79	0.86	0.86	1.80	2.06	2.06	1.83	2.07	2.07	ns	
DIFF_SSTL18_II_S	0.79	0.86	0.86	1.51	1.76	1.76	1.54	1.77	1.77	ns	
SSTL135_F	0.75	0.82	0.82	1.24	1.49	1.49	1.27	1.51	1.51	ns	
SSTL15_F	0.68	0.75	0.75	1.19	1.45	1.45	1.22	1.46	1.46	ns	
SSTL18_I_F	0.75	0.82	0.82	1.24	1.49	1.49	1.27	1.51	1.51	ns	
SSTL18_II_F	0.75	0.82	0.82	1.24	1.49	1.49	1.27	1.51	1.51	ns	
DIFF_SSTL135_F	0.76	0.83	0.83	1.24	1.49	1.49	1.27	1.51	1.51	ns	
DIFF_SSTL15_F	0.76	0.83	0.83	1.19	1.45	1.45	1.22	1.46	1.46	ns	
DIFF_SSTL18_I_F	0.79	0.86	0.86	1.35	1.60	1.60	1.38	1.62	1.62	ns	
DIFF_SSTL18_II_F	0.79	0.86	0.86	1.33	1.59	1.59	1.36	1.60	1.60	ns	

Table 18 specifies the values of T_{IOTPHZ} and T_{IOIBUFDISABLE}. T_{IOTPHZ} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). T_{IOIBUFDISABLE} is described as the IOB delay from IBUFDISABLE to O output. In HR I/O banks, the internal IN_TERM termination turn-off time is always faster than T_{IOTPHZ} when the INTERMDISABLE pin is used.

Table 18: IOB 3-state Output Switching Characteristics

Symbol	Description	V _{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
T _{IOTPHZ}	T input to pad high-impedance.	2.19	2.37	2.37	ns
T _{IOIBUFDISABLE}	IBUF turn-on time from IBUFDISABLE to O output.	2.30	2.60	2.60	ns

I/O Standard Adjustment Measurement Methodology

Input Delay Measurements

Table 19 shows the test setup parameters used for measuring input delay.

Table 19: Input Delay Measurement Methodology

Description	I/O Standard Attribute	$V_L^{(1)}$	$V_H^{(1)}$	$V_{MEAS}^{(3)(5)}$	$V_{REF}^{(2)(4)}$
LVC MOS, 1.2V	LVC MOS12	0.1	1.1	0.6	–
LVC MOS, 1.5V	LVC MOS15	0.1	1.4	0.75	–
LVC MOS, 1.8V	LVC MOS18	0.1	1.7	0.9	–
LVC MOS, 2.5V	LVC MOS25	0.1	2.4	1.25	–
LVC MOS, 3.3V	LVC MOS33	0.1	3.2	1.65	–
LVTTL, 3.3V	LVTTL	0.1	3.2	1.65	–
MOBILE_DDR, 1.8V	MOBILE_DDR	0.1	1.7	0.9	–
PCI33, 3.3V	PCI33_3	0.1	3.2	1.65	–
HSTL (high-speed transceiver logic), Class I, 1.2V	HSTL_I_12	$V_{REF} - 0.5$	$V_{REF} + 0.5$	V_{REF}	0.60
HSTL, Class I & II, 1.5V	HSTL_I, HSTL_II	$V_{REF} - 0.65$	$V_{REF} + 0.65$	V_{REF}	0.75
HSTL, Class I & II, 1.8V	HSTL_I_18, HSTL_II_18	$V_{REF} - 0.8$	$V_{REF} + 0.8$	V_{REF}	0.90
HSUL (high-speed unterminated logic), 1.2V	HSUL_12	$V_{REF} - 0.5$	$V_{REF} + 0.5$	V_{REF}	0.60
SSTL (stub-terminated transceiver logic), 1.2V	SSTL12	$V_{REF} - 0.5$	$V_{REF} + 0.5$	V_{REF}	0.60
SSTL, 1.35V	SSTL135, SSTL135_R	$V_{REF} - 0.575$	$V_{REF} + 0.575$	V_{REF}	0.675
SSTL, 1.5V	SSTL15, SSTL15_R	$V_{REF} - 0.65$	$V_{REF} + 0.65$	V_{REF}	0.75
SSTL, Class I & II, 1.8V	SSTL18_I, SSTL18_II	$V_{REF} - 0.8$	$V_{REF} + 0.8$	V_{REF}	0.90
DIFF_MOBILE_DDR, 1.8V	DIFF_MOBILE_DDR	0.9 – 0.125	0.9 + 0.125	0 ⁽⁵⁾	–
DIFF_HSTL, Class I, 1.2V	DIFF_HSTL_I_12	0.6 – 0.125	0.6 + 0.125	0 ⁽⁵⁾	–
DIFF_HSTL, Class I & II, 1.5V	DIFF_HSTL_I, DIFF_HSTL_II	0.75 – 0.125	0.75 + 0.125	0 ⁽⁵⁾	–
DIFF_HSTL, Class I & II, 1.8V	DIFF_HSTL_I_18, DIFF_HSTL_II_18	0.9 – 0.125	0.9 + 0.125	0 ⁽⁵⁾	–
DIFF_HSUL, 1.2V	DIFF_HSUL_12	0.6 – 0.125	0.6 + 0.125	0 ⁽⁵⁾	–
DIFF_SSTL135/ DIFF_SSTL135_R, 1.35V	DIFF_SSTL135, DIFF_SSTL135_R	0.675 – 0.125	0.675 + 0.125	0 ⁽⁵⁾	–
DIFF_SSTL15/ DIFF_SSTL15_R, 1.5V	DIFF_SSTL15, DIFF_SSTL15_R	0.75 – 0.125	0.75 + 0.125	0 ⁽⁵⁾	–
DIFF_SSTL18_I/ DIFF_SSTL18_II, 1.8V	DIFF_SSTL18_I, DIFF_SSTL18_II	0.9 – 0.125	0.9 + 0.125	0 ⁽⁵⁾	–
LVDS_25, 2.5V	LVDS_25	1.2 – 0.125	1.2 + 0.125	0 ⁽⁵⁾	–
BLVDS_25, 2.5V	BLVDS_25	1.25 – 0.125	1.25 + 0.125	0 ⁽⁵⁾	–
MINI_LVDS_25, 2.5V	MINI_LVDS_25	1.25 – 0.125	1.25 + 0.125	0 ⁽⁵⁾	–

Table 19: Input Delay Measurement Methodology (Cont'd)


Description	I/O Standard Attribute	$V_L^{(1)}$	$V_H^{(1)}$	$V_{MEAS}^{(3)(5)}$	$V_{REF}^{(2)(4)}$
PPDS_25	PPDS_25	1.25 – 0.125	1.25 + 0.125	0 ⁽⁵⁾	–
RSDS_25	RSDS_25	1.25 – 0.125	1.25 + 0.125	0 ⁽⁵⁾	–
TMDS_33	TMDS_33	3 – 0.125	3 + 0.125	0 ⁽⁵⁾	–

Notes:

1. Input waveform switches between V_L and V_H .
2. Measurements are made at typical, minimum, and maximum V_{REF} values. Reported delays reflect worst case of these measurements. V_{REF} values listed are typical.
3. Input voltage level from which measurement starts.
4. This is an input voltage reference that bears no relation to the V_{REF} / V_{MEAS} parameters found in IBIS models and/or noted in Figure 1.
5. The value given is the differential input voltage.


Output Delay Measurements

Output delays are measured with short output traces. Standard termination was used for all testing. The propagation delay of the trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in [Figure 1](#) and [Figure 2](#).



X16654-092616

Figure 1: Single-ended Test Setup



X16640-092616

Figure 2: Differential Test Setup

Parameters V_{REF} , R_{REF} , C_{REF} , and V_{MEAS} fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using this method:

1. Simulate the output driver of choice into the generalized test setup using values from [Table 20](#).
2. Record the time to V_{MEAS} .
3. Simulate the output driver of choice into the actual PCB trace and load using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to V_{MEAS} .
5. Compare the results of [step 2](#) and [step 4](#). The increase or decrease in delay yields the actual propagation delay of the PCB trace.

Table 20: Output Delay Measurement Methodology

Description	I/O Standard Attribute	R_{REF} (Ω)	C_{REF} ⁽¹⁾ (pF)	V_{MEAS} (V)	V_{REF} (V)
LVCMOS, 1.2V	LVCMOS12	1M	0	0.6	0
LVCMOS, 1.5V	LVCMOS15	1M	0	0.75	0
LVCMOS, 1.8V	LVCMOS18	1M	0	0.9	0
LVCMOS, 2.5V	LVCMOS25	1M	0	1.25	0
LVCMOS, 3.3V	LVCMOS33	1M	0	1.65	0
LVTTL, 3.3V	LVTTL	1M	0	1.65	0
PCI33, 3.3V	PCI33_3	25	10	1.65	0
HSTL (high-speed transceiver logic), Class I, 1.2V	HSTL_I_12	50	0	V_{REF}	0.6
HSTL, Class I, 1.5V	HSTL_I	50	0	V_{REF}	0.75
HSTL, Class II, 1.5V	HSTL_II	25	0	V_{REF}	0.75
HSTL, Class I, 1.8V	HSTL_I_18	50	0	V_{REF}	0.9
HSTL, Class II, 1.8V	HSTL_II_18	25	0	V_{REF}	0.9
HSUL (high-speed unterminated logic), 1.2V	HSUL_12	50	0	V_{REF}	0.6
SSTL12, 1.2V	SSTL12	50	0	V_{REF}	0.6
SSTL135/SSTL135_R, 1.35V	SSTL135, SSTL135_R	50	0	V_{REF}	0.675
SSTL15/SSTL15_R, 1.5V	SSTL15, SSTL15_R	50	0	V_{REF}	0.75
SSTL (stub-series terminated logic), Class I & Class II, 1.8V	SSTL18_I, SSTL18_II	50	0	V_{REF}	0.9
DIFF_MOBILE_DDR, 1.8V	DIFF_MOBILE_DDR	50	0	V_{REF}	0.9
DIFF_HSTL, Class I, 1.2V	DIFF_HSTL_I_12	50	0	V_{REF}	0.6
DIFF_HSTL, Class I & II, 1.5V	DIFF_HSTL_I, DIFF_HSTL_II	50	0	V_{REF}	0.75
DIFF_HSTL, Class I & II, 1.8V	DIFF_HSTL_I_18, DIFF_HSTL_II_18	50	0	V_{REF}	0.9
DIFF_HSUL_12, 1.2V	DIFF_HSUL_12	50	0	V_{REF}	0.6
DIFF_SSTL135/DIFF_SSTL135_R, 1.35V	DIFF_SSTL135, DIFF_SSTL135_R	50	0	V_{REF}	0.675
DIFF_SSTL15/DIFF_SSTL15_R, 1.5V	DIFF_SSTL15, DIFF_SSTL15_R	50	0	V_{REF}	0.75
DIFF_SSTL18, Class I & II, 1.8V	DIFF_SSTL18_I, DIFF_SSTL18_II	50	0	V_{REF}	0.9
LVDS, 2.5V	LVDS_25	100	0	0 ⁽²⁾	0
BLVDS (Bus LVDS), 2.5V	BLVDS_25	100	0	0 ⁽²⁾	0
Mini LVDS, 2.5V	MINI_LVDS_25	100	0	0 ⁽²⁾	0
PPDS_25	PPDS_25	100	0	0 ⁽²⁾	0
RSDS_25	RSDS_25	100	0	0 ⁽²⁾	0
TMDS_33	TMDS_33	50	0	0 ⁽²⁾	3.3

Notes:

1. C_{REF} is the capacitance of the probe, nominally 0 pF.
2. The value given is the differential output voltage.

Input/Output Logic Switching Characteristics

Table 21: ILOGIC Switching Characteristics

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
Setup/Hold					
T_{ICE1CK}/T_{ICKCE1}	CE1 pin setup/hold with respect to CLK.	0.54/0.02	0.76/0.02	0.76/0.02	ns
T_{ISRCK}/T_{ICKSR}	SR pin setup/hold with respect to CLK.	0.70/0.01	1.13/0.01	1.13/0.01	ns
T_{IDOCK}/T_{IOCKD}	D pin setup/hold with respect to CLK without delay.	0.01/0.29	0.01/0.33	0.01/0.33	ns
T_{IDOCKD}/T_{IOCKDD}	DDLY pin setup/hold with respect to CLK (using IDELAY).	0.02/0.29	0.02/0.33	0.02/0.33	ns
Combinatorial					
T_{IDI}	D pin to O pin propagation delay, no delay.	0.11	0.13	0.13	ns
T_{IDID}	DDLY pin to O pin propagation delay (using IDELAY).	0.12	0.14	0.14	ns
Sequential Delays					
T_{IDLO}	D pin to Q1 pin using flip-flop as a latch without delay.	0.44	0.51	0.51	ns
T_{IDLOD}	DDLY pin to Q1 pin using flip-flop as a latch (using IDELAY).	0.44	0.51	0.51	ns
T_{ICKQ}	CLK to Q outputs.	0.57	0.66	0.66	ns
T_{RQ_ILOGIC}	SR pin to OQ/TQ out.	1.08	1.32	1.32	ns
T_{GSRQ_ILOGIC}	Global set/reset to Q outputs.	7.60	10.51	10.51	ns
Set/Reset					
T_{RPW_ILOGIC}	Minimum pulse width, SR inputs.	0.72	0.72	0.72	ns, Min

Table 22: OLOGIC Switching Characteristics

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
Setup/Hold					
T_{ODCK}/T_{OCKD}	D1/D2 pins setup/hold with respect to CLK.	0.71/-0.11	0.84/-0.11	0.84/-0.11	ns
T_{OOCECK}/T_{OCKOCE}	OCE pin setup/hold with respect to CLK.	0.34/0.58	0.51/0.58	0.51/0.58	ns
T_{OSRCK}/T_{OCKSR}	SR pin setup/hold with respect to CLK.	0.44/0.21	0.80/0.21	0.80/0.21	ns
T_{OTCK}/T_{OCKT}	T1/T2 pins setup/hold with respect to CLK.	0.73/-0.14	0.89/-0.14	0.89/-0.14	ns
T_{OTCECK}/T_{OCKTCE}	TCE pin setup/hold with respect to CLK.	0.34/0.01	0.51/0.01	0.51/0.01	ns
Combinatorial					
T_{ODQ}	D1 to OQ out or T1 to TQ out.	0.96	1.16	1.16	ns
Sequential Delays					
T_{OCKQ}	CLK to OQ/TQ out.	0.49	0.56	0.56	ns
T_{RQ_OLOGIC}	SR pin to OQ/TQ out.	0.80	0.95	0.95	ns
T_{GSRQ_OLOGIC}	Global set/reset to Q outputs.	7.60	10.51	10.51	ns
Set/Reset					
T_{RPW_OLOGIC}	Minimum pulse width, SR inputs.	0.74	0.74	0.74	ns, Min

Input Serializer/Deserializer Switching Characteristics

Table 23: ISERDES Switching Characteristics

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
Setup/Hold for Control Lines					
T _{ISCKC_BITSLIP} /T _{ISCKC_BITSLIP}	BITSLIP pin setup/hold with respect to CLKDIV.	0.02/0.15	0.02/0.17	0.02/0.17	ns
T _{ISCKC_CE} /T _{ISCKC_CE}	CE pin setup/hold with respect to CLK (for CE1).	0.50/-0.01	0.72/-0.01	0.72/-0.01	ns
T _{ISCKC_CE2} /T _{ISCKC_CE2}	CE pin setup/hold with respect to CLKDIV (for CE2).	-0.10/0.36	-0.10/0.40	-0.10/0.40	ns
Setup/Hold for Data Lines					
T _{ISDCK_D} /T _{ISCKD_D}	D pin setup/hold with respect to CLK.	-0.02/0.14	-0.02/0.17	-0.02/0.17	ns
T _{ISDCK_DDLY} /T _{ISCKD_DDLY}	DDLY pin setup/hold with respect to CLK (using IDELAY). ⁽¹⁾	-0.02/0.14	-0.02/0.17	-0.02/0.17	ns
T _{ISDCK_D_DDR} /T _{ISCKD_D_DDR}	D pin setup/hold with respect to CLK at DDR mode.	-0.02/0.14	-0.02/0.17	-0.02/0.17	ns
T _{ISDCK_DDLY_DDR} /T _{ISCKD_DDLY_DDR}	D pin setup/hold with respect to CLK at DDR mode (using IDELAY). ⁽¹⁾	0.14/0.14	0.17/0.17	0.17/0.17	ns
Sequential Delays					
T _{ISCKO_Q}	CLKDIV to out at Q pin.	0.54	0.66	0.66	ns
Propagation Delays					
T _{ISDO_DO}	D input to DO output pin.	0.11	0.13	0.13	ns

Notes:

1. Recorded at 0 tap value.

Output Serializer/Deserializer Switching Characteristics

Table 24: OSERDES Switching Characteristics

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
Setup/Hold					
T _{OSDCK_D} / T _{OSCKD_D}	D input setup/hold with respect to CLKDIV.	0.45/0.03	0.63/0.03	0.63/0.03	ns
T _{OSDCK_T} / T _{OSCKD_T}	T input setup/hold with respect to CLK.	0.73/-0.13	0.88/-0.13	0.88/-0.13	ns
T _{OSDCK_T2} / T _{OSCKD_T2}	T input setup/hold with respect to CLKDIV.	0.34/-0.13	0.39/-0.13	0.39/-0.13	ns
T _{OSCCK_OCE} / T _{OSCKC_OCE}	OCE input setup/hold with respect to CLK.	0.34/0.58	0.51/0.58	0.51/0.58	ns
T _{OSCCK_S}	SR (reset) input setup with respect to CLKDIV.	0.52	0.85	0.85	ns
T _{OSCCK_TCE} / T _{OSCKC_TCE}	TCE input setup/hold with respect to CLK.	0.34/0.01	0.51/0.01	0.51/0.01	ns
Sequential Delays					
T _{oscko_oq}	Clock to out from CLK to OQ.	0.42	0.48	0.48	ns
T _{oscko_tq}	Clock to out from CLK to TQ.	0.49	0.56	0.56	ns
Combinatorial					
T _{osdo_ttq}	T input to TQ out.	0.92	1.11	1.11	ns

Input/Output Delay Switching Characteristics

Table 25: Input/Output Delay Switching Characteristics

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
IDELAYCTRL					
T_{DLYCCO_RDY}	Reset to ready for IDELAYCTRL.	3.67	3.67	3.67	μs
$F_{IDELAYCTRL_REF}$	Attribute REFCLK frequency = 200.00. ⁽¹⁾	200.00	200.00	200.00	MHz
	Attribute REFCLK frequency = 300.00. ⁽¹⁾	300.00	300.00	300.00	MHz
	Attribute REFCLK frequency = 400.00. ⁽¹⁾	400.00	N/A	N/A	MHz
$I_{IDELAYCTRL_REF_PRECISION}$	REFCLK precision	± 10	± 10	± 10	MHz
$T_{IDELAYCTRL_RPW}$	Minimum reset pulse width.	59.28	59.28	59.28	ns
IDELAY					
$T_{IDELAYRESOLUTION}$	IDELAY chain delay resolution.	$1/(32 \times 2 \times F_{REF})$			μs
$T_{IDELAYPAT_JIT}$	Pattern dependent period jitter in delay chain for clock pattern. ⁽²⁾	0	0	0	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23). ⁽³⁾	± 5	± 5	± 5	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23). ⁽⁴⁾	± 9	± 9	± 9	ps per tap
$T_{IDELAY_CLK_MAX}$	Maximum frequency of CLK input to IDELAY.	680.00	600.00	600.00	MHz
$T_{IDCCK_CE} / T_{IDCKC_CE}$	CE pin setup/hold with respect to C for IDELAY.	0.16/0.13	0.21/0.16	0.21/0.16	ns
$T_{IDCCK_INC} / T_{IDCKC_INC}$	INC pin setup/hold with respect to C for IDELAY.	0.14/0.18	0.16/0.22	0.16/0.22	ns
$T_{IDCCK_RST} / T_{IDCKC_RST}$	RST pin setup/hold with respect to C for IDELAY.	0.16/0.11	0.18/0.14	0.18/0.14	ns
$T_{IDDO_IDATAIN}$	Propagation delay through IDELAY.	Note 5	Note 5	Note 5	ps

Notes:

1. Average tap delay at 200 MHz = 78 ps, at 300 MHz = 52 ps, and at 400 MHz = 39 ps.
2. When HIGH_PERFORMANCE mode is set to TRUE or FALSE.
3. When HIGH_PERFORMANCE mode is set to TRUE.
4. When HIGH_PERFORMANCE mode is set to FALSE.
5. Delay depends on IDELAY tap setting. See the timing report for actual values.

Table 26: IO_FIFO Switching Characteristics

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
IO_FIFO Clock to Out Delays					
T_{OFFCKO_DO}	RDCLK to Q outputs.	0.60	0.68	0.68	ns
T_{CKO_FLAGS}	Clock to IO_FIFO flags.	0.61	0.77	0.77	ns
Setup/Hold					
T_{CCK_D}/T_{CKC_D}	D inputs to WRCLK.	0.51/0.02	0.58/0.02	0.58/0.02	ns
$T_{IFFCCK_WREN}/T_{IFFCKC_WREN}$	WREN to WRCLK.	0.47/-0.01	0.53/-0.01	0.53/-0.01	ns
$T_{OFFCCK_RDEN}/T_{OFFCKC_RDEN}$	RDEN to RDCLK.	0.58/0.02	0.66/0.02	0.66/0.02	ns
Minimum Pulse Width					
$T_{PWH_IO_FIFO}$	RESET, RDCLK, WRCLK.	2.15	2.15	2.15	ns
$T_{PWL_IO_FIFO}$	RESET, RDCLK, WRCLK.	2.15	2.15	2.15	ns
Maximum Frequency					
F_{MAX}	RDCLK and WRCLK.	200.00	200.00	200.00	MHz

CLB Switching Characteristics

Table 27: CLB Switching Characteristics

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
Combinatorial Delays					
T_{ILO}	An – Dn LUT address to A.	0.11	0.13	0.13	ns, Max
T_{ILO_2}	An – Dn LUT address to AMUX/CMUX.	0.30	0.36	0.36	ns, Max
T_{ILO_3}	An – Dn LUT address to BMUX_A.	0.46	0.55	0.55	ns, Max
T_{ITO}	An – Dn inputs to A – D Q outputs.	1.05	1.27	1.27	ns, Max
T_{AXA}	AX inputs to AMUX output.	0.69	0.84	0.84	ns, Max
T_{AXB}	AX inputs to BMUX output.	0.66	0.83	0.83	ns, Max
T_{AXC}	AX inputs to CMUX output.	0.68	0.82	0.82	ns, Max
T_{AXD}	AX inputs to DMUX output.	0.75	0.90	0.90	ns, Max
T_{BXB}	BX inputs to BMUX output.	0.57	0.69	0.69	ns, Max
T_{BxD}	BX inputs to DMUX output.	0.69	0.82	0.82	ns, Max
T_{CXC}	CX inputs to CMUX output.	0.48	0.58	0.58	ns, Max
T_{CXD}	CX inputs to DMUX output.	0.59	0.71	0.71	ns, Max
T_{DXD}	DX inputs to DMUX output.	0.58	0.70	0.70	ns, Max
Sequential Delays					
T_{CKO}	Clock to AQ – DQ outputs.	0.44	0.53	0.53	ns, Max
T_{SHCKO}	Clock to AMUX – DMUX outputs.	0.53	0.66	0.66	ns, Max
Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK					
T_{AS}/T_{AH}	AN – DN input to CLK on A – D flip-flops.	0.09/0.14	0.11/0.18	0.11/0.18	ns, Min
T_{DICK}/T_{CKDI}	AX – DX input to CLK on A – D flip-flops.	0.07/0.21	0.09/0.26	0.09/0.26	ns, Min
	AX – DX input through MUXs and/or carry logic to CLK on A – D flip-flops.	0.66/0.09	0.81/0.11	0.81/0.11	ns, Min
$T_{CECK_CLB}/T_{CKCE_CLB}$	CE input to CLK on A – D flip-flops.	0.17/0.00	0.21/0.01	0.21/0.01	ns, Min
T_{SRCK}/T_{CKSR}	SR input to CLK on A – D flip-flops.	0.43/0.04	0.53/0.05	0.53/0.05	ns, Min
Set/Reset					
T_{SRMIN}	SR input minimum pulse width.	0.78	1.04	1.04	ns, Min
T_{RQ}	Delay from SR input to AQ – DQ flip-flops.	0.59	0.71	0.71	ns, Max
T_{CEO}	Delay from CE input to AQ – DQ flip-flops.	0.58	0.70	0.70	ns, Max
F_{TOG}	Toggle frequency (for export control).	1286	1098	1098	MHz

CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 28: CLB Distributed RAM Switching Characteristics

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
Sequential Delays					
T_{SHCKO}	Clock to A – B outputs.	1.09	1.32	1.32	ns, Max
T_{SHCKO_1}	Clock to AMUX – BMUX outputs.	1.53	1.86	1.86	ns, Max
Setup and Hold Times Before/After Clock CLK					
T_{DS_LRAM}/T_{DH_LRAM}	A – D inputs to CLK.	0.60/0.30	0.72/0.35	0.72/0.35	ns, Min
T_{AS_LRAM}/T_{AH_LRAM}	Address An inputs to clock.	0.30/0.60	0.37/0.70	0.37/0.70	ns, Min
	Address An inputs through MUXs and/or carry logic to clock.	0.77/0.21	0.94/0.26	0.94/0.26	ns, Min
T_{WS_LRAM}/T_{WH_LRAM}	WE input to clock.	0.43/0.12	0.53/0.17	0.53/0.17	ns, Min
$T_{CECK_LRAM}/T_{CKCE_LRAM}$	CE input to CLK.	0.44/0.11	0.53/0.17	0.53/0.17	ns, Min
Clock CLK					
T_{MPW_LRAM}	Minimum pulse width.	1.13	1.25	1.25	ns, Min
T_{MCP}	Minimum clock period.	2.26	2.50	2.50	ns, Min

Notes:

- T_{SHCKO} also represents the CLK to XMUX output. Refer to the timing report for the CLK to XMUX path.

CLB Shift Register Switching Characteristics (SLICEM Only)

Table 29: CLB Shift Register Switching Characteristics

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
Sequential Delays					
T_{REG}	Clock to A – D outputs.	1.33	1.61	1.61	ns, Max
T_{REG_MUX}	Clock to AMUX – DMUX output.	1.77	2.15	2.15	ns, Max
T_{REG_M31}	Clock to DMUX output via M31 output.	1.23	1.46	1.46	ns, Max
Setup and Hold Times Before/After Clock CLK					
$T_{WS_SHFREG}/ T_{WH_SHFREG}$	WE input.	0.41/0.12	0.51/0.17	0.51/0.17	ns, Min
$T_{CECK_SHFREG}/ T_{CKCE_SHFREG}$	CE input to CLK.	0.42/0.11	0.52/0.17	0.52/0.17	ns, Min
$T_{DS_SHFREG}/ T_{DH_SHFREG}$	A – D inputs to CLK.	0.37/0.37	0.44/0.43	0.44/0.43	ns, Min
Clock CLK					
T_{MPW_SHFREG}	Minimum pulse width.	0.86	0.98	0.98	ns, Min

Block RAM and FIFO Switching Characteristics

Table 30: Block RAM and FIFO Switching Characteristics

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
Block RAM and FIFO Clock-to-Out Delays					
T _{RCKO_DO} and T _{RCKO_DO_REG}	Clock CLK to DOUT output (without output register). ⁽¹⁾⁽²⁾	2.13	2.46	2.46	ns, Max
	Clock CLK to DOUT output (with output register). ⁽³⁾⁽⁴⁾	0.74	0.89	0.89	ns, Max
T _{RCKO_DO_ECC} and T _{RCKO_DO_ECC_REG}	Clock CLK to DOUT output with ECC (without output register). ⁽¹⁾⁽²⁾	3.04	3.84	3.84	ns, Max
	Clock CLK to DOUT output with ECC (with output register). ⁽³⁾⁽⁴⁾	0.81	0.94	0.94	ns, Max
T _{RCKO_DO_CASCOUP} and T _{RCKO_DO_CASCOUP_REG}	Clock CLK to DOUT output with cascade (without output register). ⁽¹⁾	2.88	3.30	3.30	ns, Max
	Clock CLK to DOUT output with cascade (with output register). ⁽³⁾	1.28	1.46	1.46	ns, Max
T _{RCKO_FLAGS}	Clock CLK to FIFO flags outputs. ⁽⁵⁾	0.87	1.05	1.05	ns, Max
T _{RCKO_POINTERS}	Clock CLK to FIFO pointers outputs. ⁽⁶⁾	1.02	1.15	1.15	ns, Max
T _{RCKO_PARITY_ECC}	Clock CLK to ECCPARITY in ECC encode only mode.	0.85	0.94	0.94	ns, Max
T _{RCKO_SDBIT_ECC} and T _{RCKO_SDBIT_ECC_REG}	Clock CLK to BITERR (without output register).	2.81	3.55	3.55	ns, Max
	Clock CLK to BITERR (with output register).	0.76	0.89	0.89	ns, Max
T _{RCKO_RDADDR_ECC} and T _{RCKO_RDADDR_ECC_REG}	Clock CLK to RDADDR output with ECC (without output register).	0.88	1.07	1.07	ns, Max
	Clock CLK to RDADDR output with ECC (with output register).	0.93	1.08	1.08	ns, Max
Setup and Hold Times Before/After Clock CLK					
T _{RCKC_ADDRA} / T _{RCKC_ADDRA}	ADDR inputs. ⁽⁷⁾	0.49/0.33	0.57/0.36	0.57/0.36	ns, Min
T _{RDCK_DI_WF_NC} / T _{RCKD_DI_WF_NC}	Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode. ⁽⁸⁾	0.65/0.63	0.74/0.67	0.74/0.67	ns, Min
T _{RDCK_DI_RF} / T _{RCKD_DI_RF}	Data input setup/hold time when block RAM is configured in READ_FIRST mode. ⁽⁸⁾	0.22/0.34	0.25/0.41	0.25/0.41	ns, Min
T _{RDCK_DI_ECC} / T _{RCKD_DI_ECC}	DIN inputs with block RAM ECC in standard mode. ⁽⁸⁾	0.55/0.46	0.63/0.50	0.63/0.50	ns, Min
T _{RDCK_DI_ECCW} / T _{RCKD_DI_ECCW}	DIN inputs with block RAM ECC encode only. ⁽⁸⁾	1.02/0.46	1.17/0.50	1.17/0.50	ns, Min

Table 30: Block RAM and FIFO Switching Characteristics (Cont'd)

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
$T_{RDCK_DI_ECC_FIFO}/T_{RCKD_DI_ECC_FIFO}$	DIN inputs with FIFO ECC in standard mode. ⁽⁸⁾	1.15/0.59	1.32/0.64	1.32/0.64	ns, Min
$T_{RCKK_INJECTBITERR}/T_{RCKC_INJECTBITERR}$	Inject single/double bit error in ECC mode.	0.64/0.37	0.74/0.40	0.74/0.40	ns, Min
T_{RCKK_EN}/T_{RCKC_EN}	Block RAM enable (EN) input.	0.39/0.21	0.45/0.23	0.45/0.23	ns, Min
$T_{RCKK_REGCE}/T_{RCKC_REGCE}$	CE input of output register.	0.29/0.15	0.36/0.16	0.36/0.16	ns, Min
$T_{RCKK_RSTREG}/T_{RCKC_RSTREG}$	Synchronous RSTREG input.	0.32/0.07	0.35/0.07	0.35/0.07	ns, Min
$T_{RCKK_RSTRAM}/T_{RCKC_RSTRAM}$	Synchronous RSTRAM input.	0.34/0.43	0.36/0.46	0.36/0.46	ns, Min
$T_{RCKK_WEA}/T_{RCKC_WEA}$	Write enable (WE) input (block RAM only).	0.48/0.19	0.54/0.20	0.54/0.20	ns, Min
$T_{RCKK_WREN}/T_{RCKC_WREN}$	WREN FIFO inputs.	0.46/0.35	0.47/0.43	0.47/0.43	ns, Min
$T_{RCKK_RDEN}/T_{RCKC_RDEN}$	RDEN FIFO inputs.	0.43/0.35	0.43/0.43	0.43/0.43	ns, Min
Reset Delays					
T_{RCO_FLAGS}	Reset RST to FIFO flags/pointers. ⁽⁹⁾	0.98	1.10	1.10	ns, Max
$T_{RREC_RST}/T_{RREM_RST}$	FIFO reset recovery and removal timing. ⁽¹⁰⁾	2.07/-0.81	2.37/-0.81	2.37/-0.81	ns, Max
Maximum Frequency					
$F_{MAX_BRAM_WF_NC}$	Block RAM (write first and no change modes) when not in SDP RF mode.	460.83	388.20	388.20	MHz
$F_{MAX_BRAM_RF_PERFORMANCE}$	Block RAM (read first, performance mode) when in SDP RF mode but no address overlap between port A and port B.	460.83	388.20	388.20	MHz
$F_{MAX_BRAM_RF_DELAYED_WRITE}$	Block RAM (read first, delayed write mode) when in SDP RF mode and there is possibility of overlap between port A and port B addresses.	404.53	339.67	339.67	MHz
$F_{MAX_CAS_WF_NC}$	Block RAM cascade (write first, no change mode) when cascade but not in RF mode.	418.59	345.78	345.78	MHz
$F_{MAX_CAS_RF_PERFORMANCE}$	Block RAM cascade (read first, performance mode) when in cascade with RF mode and no possibility of address overlap/one port is disabled.	418.59	345.78	345.78	MHz

Table 30: Block RAM and FIFO Switching Characteristics (Cont'd)

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
$F_{MAX_CAS_RF_DELAYED_WRITE}$	When in cascade RF mode and there is a possibility of address overlap between port A and port B.	362.19	297.35	297.35	MHz
F_{MAX_FIFO}	FIFO in all modes without ECC.	460.83	388.20	388.20	MHz
F_{MAX_ECC}	Block RAM and FIFO in ECC configuration.	365.10	297.53	297.53	MHz

Notes:

1. T_{RCKO_DOR} includes T_{RCKO_DOW} , T_{RCKO_DOPR} , and T_{RCKO_DOPW} as well as the B port equivalent timing parameters.
2. These parameters also apply to synchronous FIFO with $DO_REG = 0$.
3. T_{RCKO_DO} includes T_{RCKO_DOP} as well as the B port equivalent timing parameters.
4. These parameters also apply to multi-rate (asynchronous) and synchronous FIFO with $DO_REG = 1$.
5. T_{RCKO_FLAGS} includes the following parameters: T_{RCKO_AEMPTY} , T_{RCKO_AFULL} , T_{RCKO_EMPTY} , T_{RCKO_FULL} , T_{RCKO_RDERR} , T_{RCKO_WRERR} .
6. $T_{RCKO_POINTERS}$ includes both $T_{RCKO_RDCOUNT}$ and $T_{RCKO_WRCOUNT}$.
7. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
8. These parameters include both A and B inputs as well as the parity inputs of A and B.
9. T_{RCKO_FLAGS} includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
10. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

DSP48E1 Switching Characteristics

Table 31: DSP48E1 Switching Characteristics

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
Setup and Hold Times of Data/Control Pins to the Input Register Clock					
$T_{DSPDCK_A_AREG}/$ $T_{DSPCKD_A_AREG}$	A input to A register CLK.	0.30/ 0.13	0.37/ 0.14	0.37/ 0.14	ns
$T_{DSPDCK_B_BREG}/$ $T_{DSPCKD_B_BREG}$	B input to B register CLK.	0.38/ 0.16	0.45/ 0.18	0.45/ 0.18	ns
$T_{DSPDCK_C_CREG}/$ $T_{DSPCKD_C_CREG}$	C input to C register CLK.	0.20/ 0.19	0.24/ 0.21	0.24/ 0.21	ns
$T_{DSPDCK_D_DREG}/$ $T_{DSPCKD_D_DREG}$	D input to D register CLK.	0.32/ 0.27	0.42/ 0.27	0.42/ 0.27	ns
$T_{DSPDCK_ACIN_AREG}/$ $T_{DSPCKD_ACIN_AREG}$	ACIN input to A register CLK.	0.27/ 0.13	0.32/ 0.14	0.32/ 0.14	ns
$T_{DSPDCK_BCIN_BREG}/$ $T_{DSPCKD_BCIN_BREG}$	BCIN input to B register CLK.	0.29/ 0.16	0.36/ 0.18	0.36/ 0.18	ns
Setup and Hold Times of Data Pins to the Pipeline Register Clock					
$T_{DSPDCK_{A,B}_MREG_MULT}/$ $T_{DSPCKD_{A,B}_MREG_MULT}$	{A, B} input to M register CLK using multiplier.	2.76/ -0.01	3.29/ -0.01	3.29/ -0.01	ns
$T_{DSPDCK_{A,D}_ADREG}/$ $T_{DSPCKD_{A,D}_ADREG}$	{A, D} input to AD register CLK.	1.48/ -0.02	1.76/ -0.02	1.76/ -0.02	ns
Setup and Hold Times of Data/Control Pins to the Output Register Clock					
$T_{DSPDCK_{A,B}_PREG_MULT}/$ $T_{DSPCKD_{A,B}_PREG_MULT}$	{A, B} input to P register CLK using multiplier.	4.60/ -0.28	5.48/ -0.28	5.48/ -0.28	ns
$T_{DSPDCK_D_PREG_MULT}/$ $T_{DSPCKD_D_PREG_MULT}$	D input to P register CLK using multiplier.	4.50/ -0.73	5.35/ -0.73	5.35/ -0.73	ns
$T_{DSPDCK_{A,B}_PREG}/$ $T_{DSPCKD_{A,B}_PREG}$	A or B input to P register CLK not using multiplier.	1.98/ -0.28	2.35/ -0.28	2.35/ -0.28	ns
$T_{DSPDCK_C_PREG}/$ $T_{DSPCKD_C_PREG}$	C input to P register CLK not using multiplier.	1.76/ -0.26	2.10/ -0.26	2.10/ -0.26	ns
$T_{DSPDCK_PCIN_PREG}/$ $T_{DSPCKD_PCIN_PREG}$	PCIN input to P register CLK.	1.51/ -0.15	1.80/ -0.15	1.80/ -0.15	ns
Setup and Hold Times of the CE Pins					
$T_{DSPDCK_{CEA;CEB}_{AREG;BREG}}/$ $T_{DSPCKD_{CEA;CEB}_{AREG;BREG}}$	{CEA; CEB} input to {A; B} register CLK.	0.42/ 0.08	0.52/ 0.11	0.52/ 0.11	ns
$T_{DSPDCK_CEC_CREG}/$ $T_{DSPCKD_CEC_CREG}$	CEC input to C register CLK.	0.34/ 0.11	0.42/ 0.13	0.42/ 0.13	ns
$T_{DSPDCK_CED_DREG}/$ $T_{DSPCKD_CED_DREG}$	CED input to D register CLK.	0.43/ -0.03	0.52/ -0.03	0.52/ -0.03	ns

Table 31: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V	0.95V		
		-2	-1	-1L	
$T_{DSPDCK_CEM_MREG}/T_{DSPCKD_CEM_MREG}$	CEM input to M register CLK.	0.21/ 0.20	0.27/ 0.23	0.27/ 0.23	ns
$T_{DSPDCK_CEP_PREG}/T_{DSPCKD_CEP_PREG}$	CEP input to P register CLK.	0.43/ 0.01	0.53/ 0.01	0.53/ 0.01	ns
Setup and Hold Times of the RST Pins					
$T_{DSPDCK}_{RSTA; RSTB}_{AREG; BREG}/T_{DSPCKD}_{RSTA; RSTB}_{AREG; BREG}$	{RSTA, RSTB} input to {A, B} register CLK.	0.46/ 0.13	0.55/ 0.15	0.55/ 0.15	ns
$T_{DSPDCK_RSTC_CREG}/T_{DSPCKD_RSTC_CREG}$	RSTC input to C register CLK.	0.08/ 0.11	0.09/ 0.12	0.09/ 0.12	ns
$T_{DSPDCK_RSTD_DREG}/T_{DSPCKD_RSTD_DREG}$	RSTD input to D register CLK	0.50/ 0.08	0.59/ 0.09	0.59/ 0.09	ns
$T_{DSPDCK_RSTM_MREG}/T_{DSPCKD_RSTM_MREG}$	RSTM input to M register CLK	0.23/ 0.24	0.27/ 0.28	0.27/ 0.28	ns
$T_{DSPDCK_RSTP_PREG}/T_{DSPCKD_RSTP_PREG}$	RSTP input to P register CLK	0.30/ 0.01	0.35/ 0.01	0.35/ 0.01	ns
Combinatorial Delays from Input Pins to Output Pins					
$T_{DSPDO_A_CARRYOUT_MULT}$	A input to CARRYOUT output using multiplier.	4.35	5.18	5.18	ns
$T_{DSPDO_D_P_MULT}$	D input to P output using multiplier.	4.26	5.07	5.07	ns
$T_{DSPDO_B_P}$	B input to P output not using multiplier.	1.75	2.08	2.08	ns
$T_{DSPDO_C_P}$	C input to P output.	1.53	1.82	1.82	ns
Combinatorial Delays from Input Pins to Cascading Output Pins					
$T_{DSPDO}_{A; B}_{ACOUT; BCOUT}$	{A, B} input to {ACOUT, BCOUT} output.	0.63	0.74	0.74	ns
$T_{DSPDO}_{A, B}_{CARRYCASOUT_MULT}$	{A, B} input to CARRYCASOUT output using multiplier.	4.65	5.54	5.54	ns
$T_{DSPDO_D_CARRYCASOUT_MULT}$	D input to CARRYCASOUT output using multiplier.	4.54	5.40	5.40	ns
$T_{DSPDO}_{A, B}_{CARRYCASOUT}$	{A, B} input to CARRYCASOUT output not using multiplier.	2.03	2.41	2.41	ns
$T_{DSPDO_C_CARRYCASOUT}$	C input to CARRYCASOUT output.	1.81	2.15	2.15	ns
Combinatorial Delays from Cascading Input Pins to All Output Pins					
$T_{DSPDO_ACIN_P_MULT}$	ACIN input to P output using multiplier.	4.19	5.00	5.00	ns
$T_{DSPDO_ACIN_P}$	ACIN input to P output not using multiplier.	1.57	1.88	1.88	ns
$T_{DSPDO_ACIN_ACOUT}$	ACIN input to ACOUT output.	0.44	0.53	0.53	ns
$T_{DSPDO_ACIN_CARRYCASOUT_MULT}$	ACIN input to CARRYCASOUT output using multiplier.	4.47	5.33	5.33	ns
$T_{DSPDO_ACIN_CARRYCASOUT}$	ACIN input to CARRYCASOUT output not using multiplier.	1.85	2.21	2.21	ns
$T_{DSPDO_PCIN_P}$	PCIN input to P output.	1.28	1.52	1.52	ns

Table 31: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V	0.95V		
		-2	-1	-1L	
$T_{DSPDO_PCIN_CARRYCASOUT}$	PCIN input to CARRYCASOUT output.	1.56	1.85	1.85	ns
Clock to Outs from Output Register Clock to Output Pins					
$T_{DSPCKO_P_PREG}$	CLK PREG to P output.	0.37	0.44	0.44	ns
$T_{DSPCKO_CARRYCASOUT_PREG}$	CLK PREG to CARRYCASOUT output.	0.59	0.69	0.69	ns
Clock to Outs from Pipeline Register Clock to Output Pins					
$T_{DSPCKO_P_MREG}$	CLK MREG to P output.	1.93	2.31	2.31	ns
$T_{DSPCKO_CARRYCASOUT_MREG}$	CLK MREG to CARRYCASOUT output.	2.21	2.64	2.64	ns
$T_{DSPCKO_P_ADREG_MULT}$	CLK ADREG to P output using multiplier.	3.10	3.69	3.69	ns
$T_{DSPCKO_CARRYCASOUT_ADREG_MULT}$	CLK ADREG to CARRYCASOUT output using multiplier.	3.38	4.02	4.02	ns
Clock to Outs from Input Register Clock to Output Pins					
$T_{DSPCKO_P_AREG_MULT}$	CLK AREG to P output using multiplier.	4.51	5.37	5.37	ns
$T_{DSPCKO_P_BREG}$	CLK BREG to P output not using multiplier.	1.87	2.22	2.22	ns
$T_{DSPCKO_P_CREG}$	CLK CREG to P output not using multiplier.	1.93	2.30	2.30	ns
$T_{DSPCKO_P_DREG_MULT}$	CLK DREG to P output using multiplier.	4.48	5.32	5.32	ns
Clock to Outs from Input Register Clock to Cascading Output Pins					
$T_{DSPCKO_{ACOUT; BCOUT}_ \{AREG; BREG\}}$	CLK (ACOUT, BCOUT) to {A,B} register output.	0.73	0.87	0.87	ns
$T_{DSPCKO_CARRYCASOUT_ \{AREG, BREG\}_MULT}$	CLK (AREG, BREG) to CARRYCASOUT output using multiplier.	4.79	5.70	5.70	ns
$T_{DSPCKO_CARRYCASOUT_ BREG}$	CLK BREG to CARRYCASOUT output not using multiplier.	2.15	2.55	2.55	ns
$T_{DSPCKO_CARRYCASOUT_ DREG_MULT}$	CLK DREG to CARRYCASOUT output using multiplier.	4.76	5.65	5.65	ns
$T_{DSPCKO_CARRYCASOUT_ CREG}$	CLK CREG to CARRYCASOUT output.	2.21	2.63	2.63	ns
Maximum Frequency					
F_{MAX}	With all registers used.	550.66	464.25	464.25	MHz
F_{MAX_PATDET}	With pattern detector.	465.77	392.93	392.93	MHz
$F_{MAX_MULT_NOMREG}$	Two register multiply without MREG.	305.62	257.47	257.47	MHz
$F_{MAX_MULT_NOMREG_PATDET}$	Two register multiply without MREG with pattern detect.	277.62	233.92	233.92	MHz
$F_{MAX_PREADD_MULT_NOADREG}$	Without ADREG.	346.26	290.44	290.44	MHz
$F_{MAX_PREADD_MULT_NOADREG_PATDET}$	Without ADREG with pattern detect.	346.26	290.44	290.44	MHz
$F_{MAX_NOPIPELINEREG}$	Without pipeline registers (MREG, ADREG).	227.01	190.69	190.69	MHz
$F_{MAX_NOPIPELINEREG_PATDET}$	Without pipeline registers (MREG, ADREG) with pattern detect.	211.15	177.43	177.43	MHz

Clock Buffers and Networks

Table 32: Global Clock Switching Characteristics (Including BUFGCTRL)

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
$T_{BCCCK_CE}/T_{BCCKC_CE}$ ⁽¹⁾	CE pins setup/hold.	0.13/0.40	0.16/0.41	0.16/0.41	ns
T_{BCCCK_S}/T_{BCCKC_S} ⁽¹⁾	S pins setup/hold.	0.13/0.40	0.16/0.41	0.16/0.41	ns
T_{BGCKO_O} ⁽²⁾	BUFGCTRL delay from I0/I1 to O.	0.09	0.10	0.10	ns
Maximum Frequency					
F_{MAX_BUFG}	Global clock tree (BUFG).	628.00	464.00	464.00	MHz

Notes:

- T_{BCCCK_CE} and T_{BCCKC_CE} must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
- T_{BGCKO_O} (BUFG delay from I0 to O) values are the same as T_{BCCKO_O} values.

Table 33: Input/Output Clock Switching Characteristics (BUFIO)

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
T_{BIOCKO_O}	Clock to out delay from I to O.	1.26	1.54	1.54	ns
Maximum Frequency					
F_{MAX_BUFIO}	I/O clock tree (BUFIO).	680.00	600.00	600.00	MHz

Table 34: Regional Clock Buffer Switching Characteristics (BUFR)

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
T_{BRCKO_O}	Clock to out delay from I to O.	0.76	0.99	0.99	ns
$T_{BRCKO_O_BYP}$	Clock to out delay from I to O with Divide Bypass attribute set.	0.39	0.52	0.52	ns
T_{BRDO_O}	Propagation delay from CLR to O.	0.85	1.09	1.09	ns
Maximum Frequency					
F_{MAX_BUFR} ⁽¹⁾	Regional clock tree (BUFR).	375.00	315.00	315.00	MHz

Notes:

- The maximum input frequency to the BUFR is the BUFIO F_{MAX} frequency.

Table 35: Horizontal Clock Buffer Switching Characteristics (BUFH)

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
T_{BHCKO_O}	BUFH delay from I to O.	0.11	0.13	0.13	ns
T_{BHCKC_CE} / T_{BHCKK_CE}	CE pin setup and hold.	0.22/0.15	0.28/0.21	0.28/0.21	ns
Maximum Frequency					
F_{MAX_BUFH}	Horizontal clock buffer (BUFH).	628.00	464.00	464.00	MHz

Table 36: Duty Cycle Distortion and Clock-Tree Skew

Symbol	Description	Device	V_{CCINT} Operating Voltage and Speed Grade			Units
			1.0V		0.95V	
			-2	-1	-1L	
T_{DCD_CLK}	Global clock tree duty-cycle distortion. ⁽¹⁾	All	0.20	0.20	0.20	ns
T_{CKSKEW}	Global clock tree skew. ⁽²⁾	XC7S6	0.05	0.06	0.06	ns
		XC7S15	0.05	0.06	0.06	ns
		XC7S25	0.26	0.26	0.26	ns
		XC7S50	0.26	0.26	0.26	ns
		XC7S75	0.33	0.36	0.36	ns
		XC7S100	0.33	0.36	0.36	ns
		XA7S6	0.05	0.06	N/A	ns
		XA7S15	0.05	0.06	N/A	ns
		XA7S25	0.26	0.26	N/A	ns
		XA7S50	0.26	0.26	N/A	ns
T_{DCD_BUFIO}	I/O clock tree duty cycle distortion.	All	0.14	0.14	0.14	ns
$T_{BUFIOSKEW}$	I/O clock tree skew across one clock region.	All	0.03	0.03	0.03	ns
T_{DCD_BUFR}	Regional clock tree duty cycle distortion.	All	0.18	0.18	0.18	ns

Notes:

- These parameters represent the worst-case duty cycle distortion observable at the I/O flip flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- The T_{CKSKEW} value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx timing analysis tools to evaluate clock skew specific to your application.

MMCM Switching Characteristics

Table 37: MMCM Specification

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
MMCM_F _{INMAX}	Maximum input clock frequency.	800.00	800.00	800.00	MHz
MMCM_F _{INMIN}	Minimum input clock frequency.	10.00	10.00	10.00	MHz
MMCM_F _{INJITTER}	Maximum input clock period jitter.	< 20% of clock input period or 1 ns Max			
MMCM_F _{INDUTY}	Allowable input duty cycle: 10—49 MHz.	25	25	25	%
	Allowable input duty cycle: 50—199 MHz.	30	30	30	%
	Allowable input duty cycle: 200—399 MHz.	35	35	35	%
	Allowable input duty cycle: 400—499 MHz.	40	40	40	%
	Allowable input duty cycle: > 500 MHz.	45	45	45	%
MMCM_F _{MIN_PSCLK}	Minimum dynamic phase-shift clock frequency.	0.01	0.01	0.01	MHz
MMCM_F _{MAX_PSCLK}	Maximum dynamic phase-shift clock frequency.	500.00	450.00	450.00	MHz
MMCM_F _{VCOMIN}	Minimum MMCM VCO frequency.	600.00	600.00	600.00	MHz
MMCM_F _{VCOMAX}	Maximum MMCM VCO frequency.	1440.00	1200.00	1200.00	MHz
MMCM_F _{BANDWIDTH}	Low MMCM bandwidth at typical. ⁽¹⁾	1.00	1.00	1.00	MHz
	High MMCM bandwidth at typical. ⁽¹⁾	4.00	4.00	4.00	MHz
MMCM_T _{STATPHAOFFSET}	Static phase offset of the MMCM outputs. ⁽²⁾	0.12	0.12	0.12	ns
MMCM_T _{OUTJITTER}	MMCM output jitter.	Note 3			
MMCM_T _{OUTDUTY}	MMCM output clock duty-cycle precision. ⁽⁴⁾	0.20	0.20	0.20	ns
MMCM_T _{LOCKMAX}	MMCM maximum lock time.	100.00	100.00	100.00	μs
MMCM_F _{OUTMAX}	MMCM maximum output frequency.	800.00	800.00	800.00	MHz
MMCM_F _{OUTMIN}	MMCM minimum output frequency. ⁽⁵⁾⁽⁶⁾	4.69	4.69	4.69	MHz
MMCM_T _{EXTFDVAR}	External clock feedback variation.	< 20% of clock input period or 1 ns Max			
MMCM_RST _{MINPULSE}	Minimum reset pulse width.	5.00	5.00	5.00	ns
MMCM_F _{PFDMAX}	Maximum frequency at the phase frequency detector.	500.00	450.00	450.00	MHz
MMCM_F _{PFDMIN}	Minimum frequency at the phase frequency detector.	10.00	10.00	10.00	MHz
MMCM_T _{FBDELAY}	Maximum delay in the feedback path.	3 ns Max or one CLKIN cycle			
MMCM Switching Characteristics Setup and Hold					
T _{MMCMDCK_PSEN} / T _{MMCMCKD_PSEN}	Setup and hold of phase-shift enable.	1.04/0.00	1.04/0.00	1.04/0.00	ns

Table 37: MMCM Specification (Cont'd)

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
$T_{MMCMDCK_PSINCDEC}/T_{MMCMCKD_PSINCDEC}$	Setup and hold of phase-shift increment/decrement.	1.04/0.00	1.04/0.00	1.04/0.00	ns
$T_{MMCMCKO_PSDONE}$	Phase shift clock-to-out of PSDONE.	0.68	0.81	0.81	ns
Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK					
$T_{MMCMDCK_DADDR}/T_{MMCMCKD_DADDR}$	DADDR setup/hold.	1.40/0.15	1.63/0.15	1.63/0.15	ns, Min
$T_{MMCMDCK_DI}/T_{MMCMCKD_DI}$	DI setup/hold.	1.40/0.15	1.63/0.15	1.63/0.15	ns, Min
$T_{MMCMDCK_DEN}/T_{MMCMCKD_DEN}$	DEN setup/hold.	1.97/0.00	2.29/0.00	2.29/0.00	ns, Min
$T_{MMCMDCK_DWE}/T_{MMCMCKD_DWE}$	DWE setup/hold.	1.40/0.15	1.63/0.15	1.63/0.15	ns, Min
$T_{MMCMCKO_DRDY}$	CLK to out of DRDY.	0.72	0.99	0.99	ns, Max
F_{DCK}	DCLK frequency.	200.00	200.00	200.00	MHz, Max

Notes:

1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any MMCM outputs with identical phase.
3. Values for this parameter are available in the *Clocking Wizard* [Ref 8].
4. Includes global clock buffer.
5. Calculated as $F_{VCO}/128$ assuming output duty cycle is 50%.
6. When CLKOUT4_CASCADE = TRUE, MMCM_F_{OUTMIN} is 0.036 MHz.

PLL Switching Characteristics

Table 38: PLL Specification

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
PLL_F _{INMAX}	Maximum input clock frequency.	800.00	800.00	800.00	MHz
PLL_F _{INMIN}	Minimum input clock frequency.	19.00	19.00	19.00	MHz
PLL_F _{INJITTER}	Maximum input clock period jitter.	< 20% of clock input period or 1 ns Max			
PLL_F _{INDUTY}	Allowable input duty cycle: 19–49 MHz.	25	25	25	%
	Allowable input duty cycle: 50–199 MHz.	30	30	30	%
	Allowable input duty cycle: 200–399 MHz.	35	35	35	%
	Allowable input duty cycle: 400–499 MHz.	40	40	40	%
	Allowable input duty cycle: >500 MHz.	45	45	45	%
PLL_F _{VCOMIN}	Minimum PLL VCO frequency.	800.00	800.00	800.00	MHz
PLL_F _{VCOMAX}	Maximum PLL VCO frequency.	1866.00	1600.00	1600.00	MHz

Table 38: PLL Specification

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
PLL_FBANDWIDTH	Low PLL bandwidth at typical.	1.00	1.00	1.00	MHz
	High PLL bandwidth at typical. ⁽¹⁾	4.00	4.00	4.00	MHz
PLL_TSTATPHAOFFSET	Static phase offset of the PLL outputs. ⁽²⁾	0.12	0.12	0.12	ns
PLL_TOUTJITTER	PLL output jitter.	Note 3			
PLL_TOUTDUTY	PLL output clock duty-cycle precision. ⁽⁴⁾	0.20	0.20	0.20	ns
PLL_TLOCKMAX	PLL maximum lock time.	100.00	100.00	100.00	μs
PLL_FOUTMAX	PLL maximum output frequency.	800.00	800.00	800.00	MHz
PLL_FOUTMIN	PLL minimum output frequency. ⁽⁵⁾	6.25	6.25	6.25	MHz
PLL_TEXTFDVAR	External clock feedback variation.	< 20% of clock input period or 1 ns Max			
PLL_RSTMINPULSE	Minimum reset pulse width.	5.00	5.00	5.00	ns
PLL_FPFDMAX	Maximum frequency at the phase frequency detector.	500.00	450.00	450.00	MHz
PLL_FPFDMIN	Minimum frequency at the phase frequency detector.	19.00	19.00	19.00	MHz
PLL_TFBDELAY	Maximum delay in the feedback path.	3 ns Max or one CLKIN cycle			

Dynamic Reconfiguration Port (DRP) for PLL Before and After DCLK

$T_{PLLCK_DADDR}/T_{PLLCKD_DADDR}$	Setup and hold of D address.	1.40/0.15	1.63/0.15	1.63/0.15	ns, Min
$T_{PLLCK_DI}/T_{PLLCKD_DI}$	Setup and hold of D input.	1.40/0.15	1.63/0.15	1.63/0.15	ns, Min
$T_{PLLCK_DEN}/T_{PLLCKD_DEN}$	Setup and hold of D enable.	1.97/0.00	2.29/0.00	2.29/0.00	ns, Min
$T_{PLLCK_DWE}/T_{PLLCKD_DWE}$	Setup and hold of D write enable.	1.40/0.15	1.63/0.15	1.63/0.15	ns, Min
T_{PLLCKO_DRDY}	CLK to out of DRDY.	0.72	0.99	0.99	ns, Max
F_{DCK}	DCLK frequency.	200.00	200.00	200.00	MHz, Max

Notes:

1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any PLL outputs with identical phase.
3. Values for this parameter are available in the *Clocking Wizard* [Ref 8].
4. Includes global clock buffer.
5. Calculated as FVCO/128 assuming output duty cycle is 50%.

Device Pin-to-Pin Output Parameter Guidelines

Table 39: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Near Clock Region)⁽¹⁾

Symbol	Description	Device	V_{CCINT} Operating Voltage and Speed Grade			Units
			1.0V		0.95V	
			-2	-1	-1L	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, without MMCM/PLL.						
T_{ICKOF}	Clock-capable clock input and OUTFF at pins/banks closest to the BUFGs <i>without</i> MMCM/PLL (near clock region). ⁽²⁾	XC7S6	5.55	6.50	6.50	ns
		XC7S15	5.55	6.50	6.50	ns
		XC7S25	5.55	6.44	6.44	ns
		XC7S50	5.71	6.62	6.62	ns
		XC7S75	5.73	6.71	6.71	ns
		XC7S100	5.73	6.71	6.71	ns
		XA7S6	5.55	6.50	N/A	ns
		XA7S15	5.55	6.50	N/A	ns
		XA7S25	5.55	6.44	N/A	ns
		XA7S50	5.71	6.62	N/A	ns
		XA7S75	5.73	6.71	N/A	ns
		XA7S100	5.73	6.71	N/A	ns

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. Refer to the *Die Level Bank Numbering Overview* section of the *7 Series FPGA Packaging and Pinout Specification* (UG475) [Ref 4].

Table 40: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)⁽¹⁾

Symbol	Description	Device	V_{CCINT} Operating Voltage and Speed Grade		Units	
			1.0V	0.95V		
			-2	-1		
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, without MMCM/PLL.						
$T_{ICKOFFAR}$	Clock-capable clock input and OUTFF at pins/banks farthest from the BUFGs <i>without</i> MMCM/PLL (far clock region). ⁽²⁾	XC7S6	5.55	6.50	6.50	ns
		XC7S15	5.55	6.50	6.50	ns
		XC7S25	5.55	6.44	6.44	ns
		XC7S50	5.71	6.62	6.62	ns
		XC7S75	6.01	7.02	7.02	ns
		XC7S100	6.01	7.02	7.02	ns
		XA7S6	5.55	6.50	N/A	ns
		XA7S15	5.55	6.50	N/A	ns
		XA7S25	5.55	6.44	N/A	ns
		XA7S50	5.71	6.62	N/A	ns
		XA7S75	6.01	7.02	N/A	ns
		XA7S100	6.01	7.02	N/A	ns

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. Refer to the *Die Level Bank Numbering Overview* section of the 7 Series FPGA Packaging and Pinout Specification (UG475) [Ref 4].

Table 41: Clock-Capable Clock Input to Output Delay With MMCM⁽¹⁾

Symbol	Description	Device	V_{CCINT} Operating Voltage and Speed Grade		Units
			1.0V	0.95V	
			-2	-1	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with MMCM.					
$T_{ICKOFMMCMCC}$	Clock-capable clock input and OUTFF with MMCM. ⁽²⁾	XC7S6	1.03	1.03	1.03
		XC7S15	1.03	1.03	ns
		XC7S25	1.00	1.00	ns
		XC7S50	1.00	1.00	ns
		XC7S75	1.00	1.00	ns
		XC7S100	1.00	1.00	ns
		XA7S6	1.03	1.03	N/A
		XA7S15	1.03	1.03	N/A
		XA7S25	1.00	1.00	N/A
		XA7S50	1.00	1.00	N/A
		XA7S75	1.00	1.00	N/A
		XA7S100	1.00	1.00	N/A

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Table 42: Clock-Capable Clock Input to Output Delay With PLL⁽¹⁾

Symbol	Description	Device	V_{CCINT} Operating Voltage and Speed Grade			Units
			1.0V		0.95V	
			-2	-1	-1L	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with PLL.						
$T_{ICKOPLLCC}$	Clock-capable clock input and OUTFF with PLL. ⁽²⁾	XC7S6	0.85	0.85	0.85	ns
		XC7S15	0.85	0.85	0.85	ns
		XC7S25	0.83	0.83	0.83	ns
		XC7S50	0.83	0.83	0.83	ns
		XC7S75	0.83	0.83	0.83	ns
		XC7S100	0.83	0.83	0.83	ns
		XA7S6	0.85	0.85	N/A	ns
		XA7S15	0.85	0.85	N/A	ns
		XA7S25	0.83	0.83	N/A	ns
		XA7S50	0.83	0.83	N/A	ns
		XA7S75	0.83	0.83	N/A	ns
		XA7S100	0.83	0.83	N/A	ns

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is already included in the timing calculation.

Table 43: Pin-to-Pin, Clock-to-Out using BUFIN

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with BUFIN.					
T_{ICKOFC}	Clock to out of I/O clock.	5.61	6.64	6.64	ns

Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

Table 44: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD_DELAY on HR I/O Banks

Symbol	Description	Device	V_{CCINT} Operating Voltage and Speed Grade			Units
			1.0V		0.95V	
			-2	-1	-1L	
Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard.⁽¹⁾						
T_{PSFD}/T_{PHFD}	Full delay (legacy delay or default delay) global clock input and IFF ⁽²⁾ without MMCM/PLL with ZHOLD_DELAY on HR I/O banks.	XC7S6	2.76/-0.40	3.17/-0.40	3.17/-0.40	ns
		XC7S15	2.76/-0.40	3.17/-0.40	3.17/-0.40	ns
		XC7S25	2.67/-0.37	3.12/-0.37	3.12/-0.37	ns
		XC7S50	2.66/-0.28	3.11/-0.28	3.11/-0.28	ns
		XC7S75	2.91/-0.33	3.36/-0.33	3.36/-0.33	ns
		XC7S100	2.91/-0.33	3.36/-0.33	3.36/-0.33	ns
		XA7S6	2.76/-0.40	3.17/-0.40	N/A	ns
		XA7S15	2.76/-0.40	3.17/-0.40	N/A	ns
		XA7S25	2.67/-0.37	3.12/-0.37	N/A	ns
		XA7S50	2.66/-0.28	3.11/-0.28	N/A	ns
		XA7S75	2.91/-0.33	3.36/-0.33	N/A	ns
		XA7S100	2.91/-0.33	3.36/-0.33	N/A	ns

Notes:

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input flip-flop or latch.

Table 45: Clock-Capable Clock Input Setup and Hold With MMCM

Symbol	Description	Device	V_{CCINT} Operating Voltage and Speed Grade			Units
			1.0V		0.95V	
			-2	-1	-1L	
Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. (1)(2)						
T_{PSMMC} / T_{PHMMC}	No delay clock-capable clock input and IFF ⁽³⁾ with MMCM.	XC7S6	2.73/-0.59	3.27/-0.59	3.27/-0.59	ns
		XC7S15	2.73/-0.59	3.27/-0.59	3.27/-0.59	ns
		XC7S25	2.69/-0.61	3.21/-0.61	3.21/-0.61	ns
		XC7S50	2.81/-0.62	3.35/-0.62	3.35/-0.62	ns
		XC7S75	2.81/-0.62	3.36/-0.62	3.36/-0.62	ns
		XC7S100	2.81/-0.62	3.36/-0.62	3.36/-0.62	ns
		XA7S6	2.73/-0.59	3.27/-0.59	N/A	ns
		XA7S15	2.73/-0.59	3.27/-0.59	N/A	ns
		XA7S25	2.69/-0.61	3.21/-0.61	N/A	ns
		XA7S50	2.81/-0.62	3.35/-0.62	N/A	ns
		XA7S75	2.81/-0.62	3.36/-0.62	N/A	ns
		XA7S100	2.81/-0.62	3.36/-0.62	N/A	ns

Notes:

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
2. Use IBIS to determine any duty-cycle distortion incurred using various standards.
3. IFF = Input flip-flop or latch.

Table 46: Clock-Capable Clock Input Setup and Hold With PLL

Symbol	Description	Device	V_{CCINT} Operating Voltage and Speed Grade			Units
			1.0V		0.95V	
			-2	-1	-1L	
Input Setup and Hold Time Relative to Clock-Capable Clock Input Signal for SSTL15 Standard. (1)(2)						
$T_{PSPLLCC}/T_{PHPLLCC}$	No delay clock-capable clock input and IFF ⁽³⁾ with PLL.	XC7S6	3.07/-0.17	3.69/-0.17	3.69/-0.17	ns
		XC7S15	3.07/-0.17	3.69/-0.17	3.69/-0.17	ns
		XC7S25	3.04/-0.19	3.64/-0.19	3.64/-0.19	ns
		XC7S50	3.15/-0.19	3.77/-0.19	3.77/-0.19	ns
		XC7S75	3.15/-0.19	3.78/-0.19	3.78/-0.19	ns
		XC7S100	3.15/-0.19	3.78/-0.19	3.78/-0.19	ns
		XA7S6	3.07/-0.17	3.69/-0.17	N/A	ns
		XA7S15	3.07/-0.17	3.69/-0.17	N/A	ns
		XA7S25	3.04/-0.19	3.64/-0.19	N/A	ns
		XA7S50	3.15/-0.19	3.77/-0.19	N/A	ns
		XA7S75	3.15/-0.19	3.78/-0.19	N/A	ns
		XA7S100	3.15/-0.19	3.78/-0.19	N/A	ns

Notes:

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
2. Use IBIS to determine any duty-cycle distortion incurred using various standards.
3. IFF = Input flip-flop or latch.

Table 47: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFINO

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
Input Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFINO for SSTL15 Standard.					
T_{PSCS}/T_{PHCS}	Setup and hold of I/O clock.	-0.38/1.46	-0.38/1.73	-0.38/1.76	ns

Table 48: Sample Window

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
T_{SAMP}	Sampling error at receiver pins. ⁽¹⁾	0.64	0.70	0.70	ns
T_{SAMP_BUFIO}	Sampling error at receiver pins using BUFIO. ⁽²⁾	0.40	0.46	0.46	ns

Notes:

1. This parameter indicates the total sampling error of the Spartan-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
 - CLK0 MMCM jitter
 - MMCM accuracy (phase offset)
 - MMCM phase shift resolution
 These measurements do not include package or clock tree skew.
2. This parameter indicates the total sampling error of the Spartan-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIO clock network and IDELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

Additional Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for Spartan-7 FPGA clock transmitter and receiver data-valid windows.

Table 49: Package Skew⁽¹⁾

Symbol	Description	Device	Package	Value	Units
T _{PKGSKEW}	Package skew. ⁽²⁾	XC7S6	CPGA196	44	ps
			CSGA225	83	ps
			FTGB196	65	ps
		XC7S15	CPGA196	44	ps
			CSGA225	83	ps
			FTGB196	65	ps
		XC7S25	CSGA225	93	ps
			CSGA324	62	ps
			FTGB196	83	ps
		XC7S50	CSGA324	80	ps
			FGGA484	110	ps
			FTGB196	103	ps
		XC7S75	FGGA484	117	ps
			FGGA676	110	ps
		XC7S100	FGGA484	117	ps
			FGGA676	110	ps
		XA7S6	CPGA196	44	ps
			CSGA225	83	ps
			FTGB196	65	ps
		XA7S15	CPGA196	44	ps
			CSGA225	83	ps
			FTGB196	65	ps
		XA7S25	CSGA225	93	ps
			CSGA324	62	ps
			FTGB196	83	ps
		XA7S50	CSGA324	80	ps
			FGGA484	110	ps
			FTGB196	103	ps
		XA7S75	FGGA484	117	ps
			FGGA676	110	ps
		XC7S100	FGGA484	117	ps
			FGGA676	110	ps

Notes:

1. Package delay information is available for these device/package combinations. This information can be used to deskew the package.
2. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.

XADC Specifications

The *7 Series FPGAs Overview* (DS180) [Ref 1] and *XA Spartan-7 Automotive FPGA Data Sheet: Overview* (DS171) [Ref 2] list the devices that contain a 7 series XADC dual 12-Bit 1 MSPS analog-to-digital converter.

Table 50: XADC Specifications

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
$V_{CCADC} = 1.8V \pm 5\%$, $V_{REFP} = 1.25V$, $V_{REFN} = 0V$, $ADCCLK = 26\text{ MHz}$, $-55^\circ C \leq T_j \leq 125^\circ C$. Typical values at $T_j = +40^\circ C$.						
ADC Accuracy⁽¹⁾						
Resolution			12	-	-	Bits
Integral nonlinearity ⁽²⁾	INL	$-40^\circ C \leq T_j \leq 100^\circ C$	-	-	± 2	LSBs
		$-55^\circ C \leq T_j < -40^\circ C$; $100^\circ C < T_j \leq 125^\circ C$	-	-	± 3	LSBs
Differential nonlinearity	DNL	No missing codes, guaranteed monotonic.	-	-	± 1	LSBs
Offset error	Unipolar	$-40^\circ C \leq T_j \leq 100^\circ C$	-	-	± 8	LSBs
		$-55^\circ C \leq T_j < -40^\circ C$; $100^\circ C < T_j \leq 125^\circ C$	-	-	± 12	LSBs
	Bipolar	$-55^\circ C \leq T_j \leq 125^\circ C$	-	-	± 4	LSBs
Gain error			-	-	± 0.5	%
Offset matching			-	-	4	LSBs
Gain matching			-	-	0.3	%
Sample rate			-	-	1	MS/s
Signal to noise ratio ⁽²⁾	SNR	$F_{SAMPLE} = 500\text{ KS/s}$, $F_{IN} = 20\text{ kHz}$	60	-	-	dB
RMS code noise			-	-	2	LSBs
			-	3	-	LSBs
Total harmonic distortion ⁽²⁾	THD	$F_{SAMPLE} = 500\text{ KS/s}$, $F_{IN} = 20\text{ kHz}$	70	-	-	dB
Analog Inputs⁽³⁾						
ADC input ranges	Unipolar operation.			0	-	1 V
	Bipolar operation.			-0.5	-	± 0.5 V
	Unipolar common mode range (FS input).			0	-	± 0.5 V
	Bipolar common mode range (FS input).			+0.5	-	± 0.6 V
Maximum external channel input ranges	Adjacent analog channels set within these ranges should not corrupt measurements on adjacent channels.			-0.1	-	V_{CCADC} V
Full-resolution bandwidth	FRBW	Auxiliary channel full resolution bandwidth.	250	-	-	kHz
On-chip Sensors						
Temperature sensor error	$-40^\circ C \leq T_j \leq 100^\circ C$			-	-	± 4 °C
	$-55^\circ C \leq T_j < -40^\circ C$; $100^\circ C < T_j \leq 125^\circ C$			-	-	± 6 °C
Supply sensor error	$-40^\circ C \leq T_j \leq 100^\circ C$			-	-	± 1 %
	$-55^\circ C \leq T_j < -40^\circ C$; $100^\circ C < T_j \leq 125^\circ C$			-	-	± 2 %

Table 50: XADC Specifications (Cont'd)

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
Conversion Rate⁽⁴⁾						
Conversion time: continuous	t _{CONV}	Number of ADCCLK cycles.	26	-	32	Cycles
Conversion time: event	t _{CONV}	Number of CLK cycles.	-	-	21	Cycles
DRP clock frequency	DCLK	DRP clock frequency.	8	-	250	MHz
ADC clock frequency	ADCCLK	Derived from DCLK.	1	-	26	MHz
DCLK duty cycle			40	-	60	%
XADC Reference⁽⁵⁾						
External reference	V _{REFP}	Externally supplied reference voltage.	1.20	1.25	1.30	V
On-chip reference		Ground V _{REFP} pin to AGND, -40°C ≤ T _j ≤ 100°C	1.2375	1.25	1.2625	V
		Ground V _{REFP} pin to AGND, -55°C ≤ T _j < -40°C; 100°C < T _j ≤ 125°C	1.225	1.25	1.275	V

Notes:

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- Only specified for bitstream option XADCEnhancedLinearity = ON.
- For a detailed description, see the ADC chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide* (UG480) [Ref 9].
- For a detailed description, see the *Timing chapter in the 7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide* (UG480) [Ref 9].
- Any variation in the reference voltage from the nominal V_{REFP} = 1.25V and V_{REFN} = 0V will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by ±4% is permitted.

Configuration Switching Characteristics

Table 51: Configuration Switching Characteristics

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
Power-up Timing Characteristics					
T_{PL} ⁽¹⁾	Program latency.	5.00	5.00	5.00	ms, Max
T_{POR} ⁽²⁾	Power-on reset (50 ms ramp rate time).	10/50	10/50	10/50	ms, Min/Max
	Power-on reset (1 ms ramp rate time).	10/35	10/35	10/35	ms, Min/Max
$T_{PROGRAM}$	Program pulse width.	250.00	250.00	250.00	ns, Min
CCLK Output (Master Mode)					
T_{ICCK}	Master CCLK output delay.	150.00	150.00	150.00	ns, Min
T_{MCCKL}	Master CCLK clock Low time duty cycle.	40/60	40/60	40/60	%, Min/Max
T_{MCCKH}	Master CCLK clock High time duty cycle.	40/60	40/60	40/60	%, Min/Max
F_{MCCK}	Master CCLK frequency.	100.00	100.00	100.00	MHz, Max
	Master CCLK frequency for AES encrypted x16. ⁽²⁾	50.00	50.00	50.00	MHz, Max
F_{MCCK_START}	Master CCLK frequency at start of configuration.	3.00	3.00	3.00	MHz, Typ
$F_{MCCKTOL}$	Frequency tolerance, master mode with respect to nominal CCLK.	± 50	± 50	± 50	%, Max
CCLK Input (Slave Modes)					
T_{SCCKL}	Slave CCLK clock minimum Low time.	2.50	2.50	2.50	ns, Min
T_{SCCKH}	Slave CCLK clock minimum High time.	2.50	2.50	2.50	ns, Min
F_{SCCK}	Slave CCLK frequency.	100.00	100.00	100.00	MHz, Max
EMCCLK Input (Master Mode)					
T_{EMCCKL}	External master CCLK Low time.	2.50	2.50	2.50	ns, Min
T_{EMCCKH}	External master CCLK High time.	2.50	2.50	2.50	ns, Min
F_{EMCCK}	External master CCLK frequency.	100.00	100.00	100.00	MHz, Max
Internal Configuration Access Port					
F_{ICAPCK}	Internal configuration access port (ICAPE2) clock frequency.	100.00	100.00	100.00	MHz, Max
Master/Slave Serial Mode Programming Switching					
$T_{DCCK}/$ T_{CCKD}	D_{IN} setup/hold.	4.00/0.00	4.00/0.00	4.00/0.00	ns, Min
T_{CCO}	D_{OUT} clock to out.	8.00	8.00	8.00	ns, Max
SelectMAP Mode Programming Switching					
$T_{SMDCCK}/$ T_{SMCCKD}	D[31:00] setup/hold.	4.00/0.00	4.00/0.00	4.00/0.00	ns, Min

Table 51: Configuration Switching Characteristics (Cont'd)

Symbol	Description	V_{CCINT} Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
$T_{SMCSCCK}/T_{SMCCKCS}$	CSI_B setup/hold.	4.00/0.00	4.00/0.00	4.00/0.00	ns, Min
T_{SMWCCK}/T_{SMCCKW}	RDWR_B setup/hold.	10.00/0.00	10.00/0.00	10.00/0.00	ns, Min
$T_{SMCKCSO}$	CSO_B clock to out (330 Ω pull-up resistor required).	7.00	7.00	7.00	ns, Max
T_{SMCO}	D[31:00] clock to out in readback.	8.00	8.00	8.00	ns, Max
F_{RBCK}	Readback frequency.	100.00	100.00	100.00	MHz, Max
Boundary-Scan Port Timing Specifications					
T_{TAPTCK}/T_{TCKTAP}	TMS and TDI setup/hold.	3.00/2.00	3.00/2.00	3.00/2.00	ns, Min
T_{TCKTDO}	TCK falling edge to TDO output.	7.00	7.00	7.00	ns, Max
F_{TCK}	TCK frequency.	66.00	66.00	66.00	MHz, Max
SPI Flash Master Mode Programming Switching					
T_{SPIDCC}/T_{SPICCD}	D[03:00] setup/hold.	3.00/0.00	3.00/0.00	3.00/0.00	ns, Min
T_{SPICCM}	MOSI clock to out.	8.00	8.00	8.00	ns, Max
T_{SPICCF}	FCS_B clock to out.	8.00	8.00	8.00	ns, Max
STARTUPE2 Ports					
$T_{USRCLKO}$	STARTUPE2 USRCLKO input to CCLK output.	0.50/6.70	0.50/7.50	0.50/7.50	ns, Min/Max
$F_{CFGMCLK}$	STARTUPE2 CFGMCLK output frequency.	65.00	65.00	65.00	MHz, Typ
$F_{CFGMCLKTOL}$	STARTUPE2 CFGMCLK output frequency tolerance.	± 50	± 50	± 50	%, Max
Device DNA Access Port					
F_{DNACK}	DNA access port (DNA_PORT).	100.00	100.00	100.00	MHz, Max

Notes:

- To support longer delays in configuration, use the design solutions described in the *7 Series FPGA Configuration User Guide* (UG470) [Ref 10].
- See the *7 Series FPGAs Overview* (DS180) [Ref 1] and *XA Spartan-7 Automotive FPGA Data Sheet: Overview* (DS171) [Ref 2] for a list of devices that support bitstream encryption.

eFUSE Programming Conditions

Table 52 lists the programming conditions specifically for eFUSE. For more information, see the *7 Series FPGA Configuration User Guide* (UG470) [Ref 10].

Table 52: eFUSE Programming Conditions⁽¹⁾

Symbol	Description	Min	Typ	Max	Units
I _{FS}	V _{CCAUX} supply current	–	–	115	mA
T _j	Temperature range	15	–	125	°C

Notes:

1. The FPGA must not be configured during eFUSE programming.

References

1. *7 Series FPGAs Overview* ([DS180](#))
2. *XA Spartan-7 Automotive FPGA Data Sheet: Overview* ([DS171](#))
3. *7 Series FPGAs SelectIO Resources User Guide* ([UG471](#))
4. *7 Series FPGA Packaging and Pinout Specification* ([UG475](#))
5. *7 Series FPGAs PCB Design Guide* ([UG483](#))
6. *Xilinx Power Estimator* spreadsheet tool ([XPE](#))
7. *Zynq-7000 AP SoC and 7 Series FPGAs Memory Interface Solutions User Guide* ([UG586](#))
8. See the [Clocking Wizard](#) in Vivado software.
9. *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide* ([UG480](#))
10. *7 Series FPGA Configuration User Guide* ([UG470](#))

Revision History

The following table shows the revision history for this document:

Date	Version	Description of Revisions
04/04/2018	1.5	Added XA7S6, XA7S15, XA7S25, XA7S75, and XA7S100 devices throughout. In Table 5 , updated typical quiescent supply current values for XC7S25 and XC7S50 devices, and added values for XC7S6, XC7S15, XC7S75, and XC7S100 devices. In Table 6 , updated table title and $I_{CCINTMIN}$ and $I_{CCAUXMIN}$ for XC7S75 and XC7S100 devices. In Table 13 , moved all speed grades for XC7S6 and XC7S15 to Preliminary, moved -1LI (0.95V) speed grade for XC7S25 to Production, and moved all speed grades except -1Q (1.0V) for XC7S75 and XC7S100 from Preliminary to Production. In Table 14 , added Vivado tools version for XC7S25, XC7S75, and XC7S100. In Table 36 , Table 39 , Table 40 , Table 41 , Table 42 , Table 44 , Table 45 , and Table 46 , changed parameter value for XA7S50 to N/A. In Table 49 , added package skew values for XC7S6 and XC7S15 devices.
12/22/2017	1.4	In Table 12 , updated Vivado tools version to 2017.4. In Table 13 , moved all speed grades for XC7S75 and XC7S100 from Advance to Preliminary and all speed grades except -1LI (0.95V) for XC7S25 from Advance to Production. In Table 14 , added Vivado tools version for XC7S25. Added Note 2 to Table 16 . In Table 49 , added package skew values for XC7S25 device in CSGA324 package and XC7S75 and XC7S100 devices in FGGA676 package.
11/20/2017	1.3	Added XA7S50 device throughout. Updated description of offered temperature ranges in second paragraph of Introduction . Added row for junction temperature (T_j) at expanded (Q) temperature to Table 2 . Added -1Q (1.0V) speed grade to Table 5 , and Table 13 to Table 16 . In Table 12 , updated Vivado tools version to 2017.3. In Table 49 , added package skew values for XC7S25, XC7S50, XC7S75, and XC7S100 devices in CSGA225, FTGB196, and FGGA484 packages. Added <i>XA Spartan-7 Automotive FPGA Data Sheet: Overview</i> (DS171) to References .
06/20/2017	1.2	Updated paragraph before Table 6 . In Table 12 , updated Vivado tools version to 2017.2. In Table 13 , moved all speed grades for XC7S50 from Preliminary to Production and updated Note 1 . In Table 14 , added Vivado tools version for XC7S50. In Table 49 , added package skew value for XC7S50 device in FGGA484 package.
04/07/2017	1.1	Added 1.35V to Note 5 in Table 2 . In Table 12 , updated Vivado tools version to 2016.4. In Table 13 , moved all speed grades for XC7S50 from Advance to Preliminary. Removed SFI-4.1 and SPI-4.2 from descriptions of SDR LVDS receiver and DDR LVDS receiver, respectively, in Table 15 . In Table 25 , changed $T_{IDELAYRESOLUTION}$ units from ps to μ s. Removed BUFR from Note 1 in Table 34 . In Table 49 , replaced TQGA144 with FTGB196 for XC7S6, XC7S15, and XC7S25 devices, added FTGB196 package for XC7S50 device, and added package skew value for XC7S50 device in CSGA324 package.
09/27/2016	1.0	Initial Xilinx release.

Please Read: Important Legal Notices



The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos.

© Copyright 2016–2018 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.



Automotive Applications Disclaimer

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.



A



B



C



D

Arty S7

Xilinx

Digilent Inc.

CE




ROHS

Chinese ROHS

Foot
F1
Foot
F2
Foot
F3
Foot
F4

Title
Arty S7
Rev
E.1
Copyright 2017
Circuit
PMOD, BTN, SWTs
Doc#
500-352
Engineer
MTA
Author
GMA
Date
12/13/2017
Sheet#
1 out of **11**







 **DIGILENT**®




Title	Arty S7	Rev
Circuit		E.1
LEDs		Copyright 2017
Doc#	500-352	
Engineer	MTA	
Author	GMA	
Date	12/13/2017	
Sheet#	2 out of 11	

DIGILENT®

A



NOTE: CK_A10 and CK_A11 are Digital I/O only on XC7S50








Note: Terminate N signals next to Analog Header

Title
Arty S7

Circuit
CHipKIT IO
Doc# 500-352
Engineer MTA
Author GMA
Date 12/13/2017
Sheet# 3 out of 11

Rev
E.1
Copyright 2017

DIGILENT®



Title: Arty S7
Circuit: FPGA Banks
Doc#: 500-352
Engineer: MTA
Author: GMA
Date: 12/13/2017
Sheet# 4 out of 11

Rev: E.1
Copyright 2017

DIGILENT®

A

B

C


D

A


B

C

D



IC1E



Title
Arty S7

Rev
E.1
Copyright 2017

Circuit
FPGA Banks

Doc#
500-352

Engineer
MTA





Author
GMA

Date
12/13/2017

Sheet#
5 out of **11**

 **DIGILENT®**

1 2 3 4



Title Arty S7

Circuit CONFIG, SPI FLASH	Rev E.1
Doc# 500-352	Copyright 2017
Engineer MTA	
Author GMA	
Date 12/13/2017	
Sheet# 6 out of 11	

DIGILENT®


1

2

3


4

A



A

B




B

C



C

D



D

Title		Rev
Arty S7		E.1
Circuit	FPGA Power	Copyright 2017
Doc#	500-352	
Engineer	MTA	
Author	GMA	
Date	12/13/2017	
Sheet#	7 out of 11	



 **DIGILENT**®

1

2

3

4



Title

Asty S7

Circuit	DDR3
Doc#	500-352
Engineer	MTA
Author	GMA
Date	12/13/2017
Sheet#	8 out of 1

Rev
E.1
Copyright 2017

 DIGILENT

A

A

B

B

C

C

D


D

This Page Left Intentionally Blank.

Title	Arty S7	Rev
Circuit	USB PROG /UART	E.1
Doc#	500-352	Copyright 2017
Engineer	MTA	
Author	GMA	
Date	12/13/2017	
Sheet#	9 out of 11	

 DIGILENT®


A



B

VCCINT Voltage Configuration			DDR Voltage Configuration		
R229	R234	VCCINT	R230	R235	DDRVCC
Load	No Load	1.0V	Load	No Load	0.75V
No Load	Load	0.95V	No Load	Load	0.675V

C



D

