## SSD1317

## Advance Information

$128 \times 96$ Dot Matrix<br>OLED/PLED Segment/Common Driver with Controller

## Appendix: IC Revision history of SSD1317 Specification

| Version | Change Items | Effective Date |
| :---: | :--- | :---: |
| 1.0 | $1^{\text {st }}$ Release | 21 -Dec-15 |

## CONTENTS

1 GENERAL DESCRIPTION ..... 6
2 FEATURES ..... 6
3 ORDERING INFORMATION ..... 6
4 BLOCK DIAGRAM ..... 7
5 PIN DESCRIPTION ..... 8
6 FUNCTIONAL BLOCK DESCRIPTIONS ..... 11
6.1 MCU InTERFACE SELECTION ..... 11
6.1.1 MCU Parallel 6800-series Interface. ..... 11
6.1.2 MCU Parallel 8080-series Interface ..... 12
6.1.3 MCU Serial Interface (4-wire SPI) ..... 13
6.1.4 MCU Serial Interface (3-wire SPI) ..... 14
6.1.5 MCU I ${ }^{2}$ C Interface ..... 15
6.2 COMMAND DECODER ..... 18
6.3 Oscillator Circuit and Display Time Generator. ..... 18
6.4 Reset Circuit ..... 19
6.5 SEGMENT Drivers / COMMON Drivers ..... 19
6.6 GRaphic DISplay Data RAM (GDDRAM) ..... 20
6.7 SEG/COM DRIVING BLOCK ..... 21
6.8 POWER ON AND OFF SEQUENCE ..... 22
7 MAXIMUM RATINGS ..... 23
8 DC CHARACTERISTICS ..... 24
9 AC CHARACTERISTICS ..... 25
10 APPLICATION EXAMPLE ..... 31

## TABLES

TABLE 3-1: ORDERING InFORMATION ..... 6
TABLE 5-1: Pin Description ..... 8
TABLE 5-2 : BUS Interface SELECTION .....  8
TABLE 6-1 : MCU INTERFACE ASSIGNMENT UNDER DIFFERENT BUS INTERFACE MODE ..... 11
TABLE 6-2 : CONTROL PINS OF 6800 INTERFACE ..... 11
TABLE 6-3 : CONTROL PINS OF 8080 INTERFACE ..... 13
TABLE 6-4 : CONTROL PINS OF 4-WIRE SERIAL InTERFACE ..... 13
Table 6-5 : Control pins of 3-wire Serial interface ..... 14
Table 7-1 : Maximum Ratings ..... 23
TABLE 8-1 : DC Characteristics ..... 24
TABLE 9-1 : AC Characteristics ..... 25
TABLE 9-2 : 6800-SERIES MCU PARALLEL INTERFACE TIMING CHARACTERISTICS ..... 26
Table 9-3 : 8080-Series MCU Parallel Interface Timing Characteristics ..... 27
Table 9-4 : Serial Interface Timing Characteristics (4-wire SPI) ..... 28
Table 9-5 : SERIAL Interface Timing Characteristics (3-wire SPI) ..... 29
Table 9-6 : I ${ }^{2}$ C Interface Timing Characteristics ..... 30

## FIGURES

Figure 4-1: SSD1317 Block Diagram .....  7
Figure 6-1 : Data read back procedure - Insertion of dummy read ..... 12
Figure 6-2 : Example of Write procedure in 8080 parallel interface mode ..... 12
Figure 6-3 : Example of Read procedure in 8080 parallel interface mode ..... 12
Figure 6-4 : Display data read back procedure - Insertion of dummy read ..... 13
Figure 6-5 : Write procedure in 4-wire Serial interface mode ..... 14
Figure 6-6 : Write procedure in 3-wire Serial interface mode ..... 14
Figure 6-7 : $\mathrm{I}^{2} \mathrm{C}$-bus data format ..... 16
Figure 6-8 : Definition of the Start and Stop Condition ..... 17
Figure 6-9 : DEFINITION OF THE ACKNOWLEDGEMENT CONDITION ..... 17
FIGURE 6-10 : DEFINITION OF THE DATA TRANSFER CONDITION ..... 17
Figure 6-11 : Oscillator Circuit and Display Time Generator ..... 18
Figure 6-12 : Segment Output Waveform in three phases ..... 19
Figure 6-13 : GDDRAM PAGES STRUCTURE. ..... 20
Figure 6-14 : EnLARGEMENT OF GDDRAM (No ROW RE-MAPPING AND COLUMN-REMAPPING) ..... 20
Figure 6-15 : I ref Current Setting by Resistor Value ..... 21
Figure 6-16 : The Power ON sequence. ..... 22
Figure 6-17 : The Power OFF sequence ..... 22
FIGURE 9-1 : 6800-SERIES MCU PARALLEL INTERFACE CHARACTERISTICS ..... 26
Figure 9-2 : 8080-SERIES PARALLEL INTERFACE CHARACTERISTICS. ..... 27
Figure 9-3 : Serial interface characteristics (4-wire SPI) ..... 28
Figure 9-4 : Serial interface characteristics (3-wire SPI) ..... 29
Figure 9-5: $I^{2} \mathrm{C}$ interface Timing characteristics ..... 30
Figure 10-1 : Application Example of SSD1317Z ..... 31

## 1 GENERAL DESCRIPTION

SSD1317 is a single-chip CMOS OLED/PLED driver with controller for organic/polymer light emitting diode dot-matrix graphic display. It consists of 128 segments and 96 commons. This IC is designed for Common Cathode type OLED/PLED panel.

SSD1317 embeds with contrast control, display RAM and oscillator, which reduce the number of external components and power consumption. It has 256 -step contrast. Data/Commands are sent from generic MCU through the hardware selectable 6800/8080 series compatible Parallel Interface, I2C interface or Serial Peripheral Interface. SSD1317 is suitable for many compact portable applications which require high display brightness for sunlight readability such as wearable electronics, Wifi routers, etc.

## 2 FEATURES

- Resolution: $128 \times 96$ dot matrix panel
- Power supply

$$
\begin{array}{lll}
\circ & \mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V}-3.3 \mathrm{~V} & \text { (for IC logic) } \\
\circ & \mathrm{V}_{\mathrm{CC}}=7.0 \mathrm{~V}-16.5 \mathrm{~V} & \text { (for Panel driving) }
\end{array}
$$

- Segment maximum source current: 600 uA
- Common maximum sink current: 76.8 mA
- Embedded $128 \times 96$ bit SRAM display buffer
- Pin selectable MCU Interfaces:
- 8 bits 6800/8080-series parallel Interface
- 3/4 wire Serial Peripheral Interface
- $\mathrm{I}^{2} \mathrm{C}$ Interface
- Screen saving infinite content scrolling function
- Internal or external Iref selection
- RAM write synchronization signal
- Programmable Frame Rate and Multiplexing Ratio
- Row Re-mapping and Column Re-mapping
- Power On Reset (POR)
- On-Chip Oscillator
- Chip layout for COG, COF
- Wide range of operating temperature: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$


## 3 ORDERING INFORMATION

Table 3-1: Ordering Information

| Ordering Part Number | SEG | COM | Package Form | Remark |
| :---: | :---: | :---: | :---: | :--- |
|  |  |  |  | $\circ$ Min SEG pad pitch : 29um <br> SSD1317Z 128 |
|  | 96 | COG | Min COM pad pitch : 35um  <br> 0 Min I/O pad pitch: 45um <br> 0 Die thickness: 250um <br> 0 Bump height: nominal 9um |  |

## 4 BLOCK DIAGRAM

Figure 4-1: SSD1317 Block Diagram


## 5 PIN DESCRIPTION

## Key:

| $\mathrm{I}=$ Input | NC $=$ Not Connected |
| :--- | :--- |
| $\mathrm{O}=$ Output | Pull LOW $=$ connect to Ground |
| $\mathrm{I} / \mathrm{O}=$ Bi-directional (input/output) | Pull HIGH= connect to VD |
| $\mathrm{P}=$ Power pin |  |

Table 5-1: Pin Description

| Pin Name | Pin Type | Description |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | P | Power supply pin for core logic operation. |
| $\mathrm{V}_{\text {CC }}$ | P | Power supply for panel driving voltage. This is also the most positive power voltage supply pin. |
| $\mathrm{V}_{\mathrm{CC} 1}$ | P | Clean power supply for high voltage circuit. It must be connected to $\mathrm{V}_{\text {cc }}$ externally . |
| BGGND | P | Reserved pin. It must be connected to ground. |
| $\mathrm{V}_{\text {ss }}$ | P | Ground pin. It must be connected to external ground. |
| $\mathrm{V}_{\text {LSS }}$ | P | Analog system ground pin. It must be connected to external ground. |
| VSL | P | This is segment voltage (output low level) reference pin. <br> When external VSL is not used, this pin must be connected to $\mathrm{V}_{\text {LSs }}$ externally. When external VSL is used, connect with resistor and diode to ground (details depends on application). |
| $\mathrm{V}_{\text {LH }}$ | P | Logic high (same voltage level as $\mathrm{V}_{\mathrm{DD}}$ ) for internal connection of input and I/O pins. No need to connect to external power source. |
| $\mathrm{V}_{\mathrm{LL}}$ | P | Logic low (same voltage level as $\mathrm{V}_{\mathrm{SS}}$ ) for internal connection of input and I/O pins. No need to connect to external ground. |
| $\mathrm{V}_{\text {сомн }}$ |  | COM signal deselected voltage level. A capacitor should be connected between this pin and $\mathrm{V}_{\text {ss }}$. |
| VBREF | 0 | This is a reserved pin. It should be kept NC. |
| BS[2:0] | I | MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2, BS1 and BS0 are pin select. <br> Table 5-2 : Bus Interface selection <br> Note <br> ${ }^{(1)} 0$ is connected to $\mathrm{V}_{\text {SS }}$ <br> ${ }^{(2)} 1$ is connected to $V_{\mathrm{DD}}$ |


| Pin Name | Pin Type | Description |
| :---: | :---: | :---: |
| $\mathrm{I}_{\text {REF }}$ | I | This pin is the segment output current reference pin. <br> $I_{\text {REF }}$ is supplied externally. A resistor should be connected between this pin and $\mathrm{V}_{\text {SS }}$ to maintain the current around 18.75 uA . Please refer to Figure 6-15 for the details of resistor value. <br> When internal $\mathrm{I}_{\text {REF }}$ is used, this pin should be kept NC. |
| CL | I | This is external clock input pin. <br> When internal clock is enabled (i.e. HIGH in CLS pin), this pin is not used and should be connected to $\mathrm{V}_{\text {SS }}$. When internal clock is disabled (i.e. LOW in CLS pin), this pin is the external clock source input pin. |
| CLS | I | This is internal clock enable pin. <br> When it is pulled HIGH (i.e. connect to $V_{D D}$ ), internal clock is enabled. When it is pulled LOW, the internal clock is disabled; an external clock source must be connected to the CL pin for normal operation. |
| CS\# | I | This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS\# is pulled LOW (active LOW). |
| RES\# | I | This pin is reset signal input. <br> When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation. |
| D/C\# | I | This pin is Data/Command control pin connecting to the MCU. <br> When the pin is pulled HIGH, the data at $\mathrm{D}[7: 0]$ will be interpreted as data. When the pin is pulled LOW, the data at $\mathrm{D}[7: 0]$ will be transferred to a command register. <br> In $I^{2} \mathrm{C}$ mode, this pin acts as SA 0 for slave address selection. When 3-wire serial interface is selected, this pin must be connected to $\mathrm{V}_{\text {Ss }}$. <br> For detail relationship to MCU interface signals, refer to Timing Characteristics Diagrams Figure 9-1 to Figure 9-3. |
| R/W\# (WR\#) | I | This pin is read / write control input pin connecting to the MCU interface. <br> When 6800 interface mode is selected, this pin will be used as Read/Write (R/W\#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW. <br> When 8080 interface mode is selected, this pin will be the Write (WR\#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. <br> When serial or $\mathrm{I}^{2} \mathrm{C}$ interface is selected, this pin must be connected to $\mathrm{V}_{\text {SS }}$. |
| E (RD\#) | I | This pin is MCU interface input. <br> When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. <br> When 8080 interface mode is selected, this pin receives the Read (RD\#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. <br> When serial or $\mathrm{I}^{2} \mathrm{C}$ interface is selected, this pin must be connected to $\mathrm{V}_{\text {SS }}$. |


| Pin Name | Pin Type | Description |
| :---: | :---: | :---: |
| D[7:0] | I/O | These pins are bi-directional data bus connecting to the MCU data bus. Unused pins are recommended to tie LOW. <br> When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will be the serial data input: SDIN. <br> When $\mathrm{I}^{2} \mathrm{C}$ mode is selected, D2, D1 should be tied together and serve as $\mathrm{SDA}_{\text {out }}$, $\mathrm{SDA}_{\text {in }}$ in application and D0 is the serial clock input, SCL. |
| FR | O | This pin outputs RAM write synchronization signal. Proper timing between MCU data writing and frame display timing can be achieved to prevent tearing effect. It should be kept NC if it is not used. |
| T0 | I/O | This is a reserved pin. It should be kept NC. |
| T1 | I/O | This is a reserved pin. It should be kept NC. |
| SEG0 ~ SEG127 | O | These pins provide the OLED segment driving signals. These pins are $\mathrm{V}_{\text {SS }}$ state when display is OFF. |
| $\begin{array}{\|l} \hline \text { COM0~ } \\ \text { COM95 } \end{array}$ | O | These pins provide the Common switch signals to the OLED panel. These pins are in high impedance state when display is OFF. |
| TR[10:0] | - | Reserved pin. It should be kept NC. |
| NC | - | This is dummy pin. It should be kept NC. |

## 6 FUNCTIONAL BLOCK DESCRIPTIONS

### 6.1 MCU Interface selection

SSD1317 MCU interface consist of 8 data pins and 5 control pins. The pin assignment at different interface mode is summarized in Table 6-1. Different MCU mode can be set by hardware selection on BS[2:0] pins (please refer to Table 5-2 for BS[2:0] setting).

Table 6-1 : MCU interface assignment under different bus interface mode

| Pin Name | Data/Command Interface |  |  |  |  |  |  |  | Control Signal |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Interface | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | E | R/W\# | CS\# | D/C\# | RES\# |
| 8 -bit 8080 | D[7:0] |  |  |  |  |  |  |  | RD\# | WR\# | CS\# | D/C\# | RES\# |
| 8 -bit 6800 | D[7:0] |  |  |  |  |  |  |  | E | R/W\# | CS\# | D/C\# | RES\# |
| 3 -wire SPI | Tie LOW |  |  |  |  |  | SDIN | SCLK | Tie L | OW | CS\# | Tie LOW | RES\# |
| 4-wire SPI | Tie LOW |  |  |  |  |  | SDIN | SCLK | Tie L | OW | CS\# | D/C\# | RES\# |
| $\mathrm{I}^{2} \mathrm{C}$ | Tie LOW ${ }^{\text {SDA }}$ |  |  |  |  |  | SDA ${ }_{\text {IN }}$ | SCL | Tie L | OW |  | SA0 | RES\# |

### 6.1.1 MCU Parallel 6800-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), R/W\#, D/C\#, E and CS\#.
A LOW in R/W\# indicates WRITE operation and HIGH in R/W\# indicates READ operation. A LOW in D/C\# indicates COMMAND read/write and HIGH in D/C\# indicates DATA read/write. The E input serves as data latch signal while CS\# is LOW. Data is latched at the falling edge of E signal.

Table 6-2 : Control pins of 6800 interface

| Function | E | R/W\# | CS\# | D/C\# |
| :--- | :--- | :--- | :--- | :--- |
| Write command | $\downarrow$ | L | L | L |
| Read status | $\downarrow$ | H | L | L |
| Write data | $\downarrow$ | L | L | H |
| Read data | $\downarrow$ | H | L | H |

## Note

(1) $\downarrow$ stands for falling edge of signal
H stands for HIGH in signal
L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 6-1.

Figure 6-1 : Data read back procedure - insertion of dummy read


### 6.1.2 MCU Parallel 8080-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), RD\#, WR\#, D/C\# and CS\#.
A LOW in D/C\# indicates COMMAND read/write and HIGH in D/C\# indicates DATA read/write. A rising edge of RD\# input serves as a data READ latch signal while CS\# is kept LOW.
A rising edge of WR\# input serves as a data/command WRITE latch signal while CS\# is kept LOW.

Figure 6-2 : Example of Write procedure in 8080 parallel interface mode


Figure 6-3 : Example of Read procedure in 8080 parallel interface mode


Table 6-3 : Control pins of 8080 interface

| Function | RD\# | WR\# | CS\# | D/C\# |
| :--- | :--- | :--- | :--- | :--- |
| Write command | H | $\uparrow$ | L | L |
| Read status | $\uparrow$ | H | L | L |
| Write data | H | $\uparrow$ | L | H |
| Read data | $\uparrow$ | H | L | H |

Note
${ }^{(1)} \uparrow$ stands for rising edge of signal
${ }^{(2)} \mathrm{H}$ stands for HIGH in signal
${ }^{(3)} \mathrm{L}$ stands for LOW in signal
In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 6-4.

Figure 6-4 : Display data read back procedure - insertion of dummy read


### 6.1.3 MCU Serial Interface (4-wire SPI)

The 4-wire serial interface consists of serial clock: SCLK, serial data: SDIN, D/C\#, CS\#. In 4-wire SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins from D2 to D7, E(RD\#) and R/W\#(WR\#) can be connected to an external ground.

Table 6-4 : Control pins of 4-wire Serial interface

| Function | E | R/W\# | CS\# | D/C\# | D0 |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Write command | Tie LOW | Tie LOW | L | L | $\uparrow$ |
| Write data | Tie LOW | Tie LOW | L | H | $\uparrow$ |

## Note

${ }^{(1)} \mathrm{H}$ stands for HIGH in signal
${ }^{(2)} \mathrm{L}$ stands for LOW in signal
${ }^{(3)} \uparrow$ stands for rising edge of signal
SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, .. D0. D/C\# is sampled on every eighth clock and the data byte in the shift register is written to the Graphic Display Data RAM (GDDRAM) or command register in the same clock.

Under serial mode, only write operations are allowed.

Figure 6-5 : Write procedure in 4-wire Serial interface mode


### 6.1.4 MCU Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCLK, serial data SDIN and CS\#.
In 3-wire SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins from D2 to D7, R/W\# (WR\#), E(RD\#) and D/C\# can be connected to an external ground.

The operation is similar to 4-wire serial interface while $\mathrm{D} / \mathrm{C} \#$ pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C\# bit, D7 to D0 bit. The D/C\# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C\# bit $=1$ ) or the command register $(\mathrm{D} / \mathrm{C} \# \mathrm{bit}=0)$.

Under serial mode, only write operations are allowed.
Table 6-5 : Control pins of 3-wire Serial interface

| Function | E(RD\#) | R/W\#(WR\#) | CS\# | D/C\# | D0 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Write command | Tie LOW | Tie LOW | L | Tie LOW | $\uparrow$ |
| (1) L stands for LOW in signal |  |  |  |  |  |
| Write data | Tie LOW | Tie LOW | L | Tie LOW | $\uparrow$ |
|  |  |  |  |  |  |

Figure 6-6 : Write procedure in 3-wire Serial interface mode


### 6.1.5 MCU I ${ }^{2} \mathbf{C}$ Interface

The $\mathrm{I}^{2} \mathrm{C}$ communication interface consists of slave address bit $\mathrm{SA} 0, \mathrm{I}^{2} \mathrm{C}$-bus data signal SDA (SDAout $/ \mathrm{D}_{2}$ for output and $\mathrm{SDA}_{\mathrm{IN}^{\prime}} / \mathrm{D}_{1}$ for input) and $\mathrm{I}^{2} \mathrm{C}$-bus clock signal $\operatorname{SCL}\left(\mathrm{D}_{0}\right)$. Both the data and clock signals must be connected to pull-up resistors. RES\# is used for the initialization of device.
a) Slave address bit (SA0)

SSD1317 has to recognize the slave address before transmitting or receiving any information by the $\mathrm{I}^{2} \mathrm{C}$-bus. The device will respond to the slave address following by the slave address bit ("SA0" bit) and the read/write select bit ("R/W\#" bit) with the following byte format,
$b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} \quad b_{0}$
011110 SA0R/W\#
"SA0" bit provides an extension bit for the slave address. Either " 0111100 " or " 0111101 ", can be selected as the slave address of SSD1317. D/C\# pin acts as SA0 for slave address selection.
"R/W\#" bit is used to determine the operation mode of the $\mathrm{I}^{2} \mathrm{C}$-bus interface. $\mathrm{R} / \mathrm{W} \#=1$, it is in read mode. R/W\#=0, it is in write mode.
b) $\mathrm{I}^{2} \mathrm{C}$-bus data signal (SDA)

SDA acts as a communication channel between the transmitter and the receiver. The data and the acknowledgement are sent through the SDA.

It should be noticed that the ITO track resistance and the pulled-up resistance at "SDA" pin becomes a voltage potential divider. As a result, the acknowledgement would not be possible to attain a valid logic 0 level in "SDA".
"SDA ${ }_{\text {IN }}$ " and "SDAout" are tied together and serve as SDA. The "SDA ${ }_{\text {IN" }}$ pin must be connected to act as SDA. The "SDAout" pin may be disconnected. When "SDAout" pin is disconnected, the acknowledgement signal will be ignored in the $\mathrm{I}^{2} \mathrm{C}$-bus.
c) $\mathrm{I}^{2} \mathrm{C}$-bus clock signal (SCL)

The transmission of information in the $\mathrm{I}^{2} \mathrm{C}$-bus is following a clock signal, SCL. Each transmission of data bit is taken place during a single clock period of SCL.

### 6.1.5.1 $\quad I^{2} \mathrm{C}$-bus Write data

The $\mathrm{I}^{2} \mathrm{C}$-bus interface gives access to write data and command into the device. Please refer to Figure 6-7 for the write mode of $\mathrm{I}^{2} \mathrm{C}$-bus in chronological order.

Figure 6-7 : $\mathbf{I}^{\mathbf{2}} \mathbf{C}$-bus data format


### 6.1.5.2 Write mode for $\mathrm{I}^{2} \mathrm{C}$

1) The master device initiates the data communication by a start condition. The definition of the start condition is shown in Figure 6-8. The start condition is established by pulling the SDA from HIGH to LOW while the SCL stays HIGH.
2) The slave address is following the start condition for recognition use. For the SSD1317, the slave address is either "b0111100" or "b0111101" by changing the SA0 to LOW or HIGH (D/C pin acts as SA0).
3) The write mode is established by setting the $\mathrm{R} / \mathrm{W} \#$ bit to logic " 0 ".
4) An acknowledgement signal will be generated after receiving one byte of data, including the slave address and the R/W\# bit. Please refer to the
5) Figure 6-9 for the graphical representation of the acknowledge signal. The acknowledge bit is defined as the SDA line is pulled down during the HIGH period of the acknowledgement related clock pulse.
6) After the transmission of the slave address, either the control byte or the data byte may be sent across the SDA. A control byte mainly consists of Co and D/C\# bits following by six "0" 's.
a. If the Co bit is set as logic " 0 ", the transmission of the following information will contain data bytes only.
b. The $\mathrm{D} / \mathrm{C} \#$ bit determines the next data byte is acted as a command or a data. If the $\mathrm{D} / \mathrm{C} \#$ bit is set to logic " 0 ", it defines the following data byte as a command. If the D/C\# bit is set to logic " 1 ", it defines the following data byte as a data which will be stored at the GDDRAM. The GDDRAM column address pointer will be increased by one automatically after each data write.
7) Acknowledge bit will be generated after receiving each control byte or data byte.
8) The write mode will be finished when a stop condition is applied. The stop condition is also defined in Figure 6-8. The stop condition is established by pulling the "SDA in" from LOW to HIGH while the "SCL" stays HIGH.

Figure 6-8 : Definition of the Start and Stop Condition


Figure 6-9 : Definition of the acknowledgement condition


Please be noted that the transmission of the data bit has some limitations.

1. The data bit, which is transmitted during each SCL pulse, must keep at a stable state within the "HIGH" period of the clock pulse. Please refer to the Figure 6-10 for graphical representations. Except in start or stop conditions, the data line can be switched only when the SCL is LOW.
2. Both the data line (SDA) and the clock line (SCL) should be pulled up by external resistors.

Figure 6-10 : Definition of the data transfer condition


### 6.2 Command Decoder

This module determines whether the input data is interpreted as data or command. Data is interpreted based upon the input of the $\mathrm{D} / \mathrm{C} \#$ pin.

If D/C\# pin is HIGH, D[7:0] is interpreted as display data written to Graphic Display Data RAM (GDDRAM). If it is LOW, the input at $\mathrm{D}[7: 0]$ is interpreted as a command. Then data input will be decoded and written to the corresponding command register.

### 6.3 Oscillator Circuit and Display Time Generator

Figure 6-11 : Oscillator Circuit and Display Time Generator


This module is an on-chip LOW power RC oscillator circuitry. The operation clock (CLK) can be generated either from internal oscillator or external source CL pin. This selection is done by CLS pin. If CLS pin is pulled HIGH, internal oscillator is chosen and CL should be connected to Vss. Pulling CLS pin LOW disables internal oscillator and external clock must be connected to CL pins for proper operation. When the internal oscillator is selected, its output frequency Fosc can be changed by command D5h A[7:4].

The display clock (DCLK) for the Display Timing Generator is derived from CLK. The division factor "D" can be programmed from 1 to 256 by command D5h

$$
\text { DCLK }=\text { Fosc } / \mathrm{D}
$$

The frame frequency of display is determined by the following formula.

$$
\mathrm{F}_{\mathrm{FRM}}=\frac{\mathrm{F}_{\text {osc }}}{\mathrm{D} \times \mathrm{K} \times \text { No. of Mux }}
$$

where

- D stands for clock divide ratio. It is set by command D5h A[3:0]. The divide ratio has the range from 1 to 256.
- K is the number of display clocks per row. The value is derived by

$$
\begin{aligned}
\mathrm{K} & =\text { Phase } 1 \text { period }+ \text { Phase } 2 \text { period }+\mathrm{K}_{\mathrm{o}} \\
& =2+2+69=73 \text { at power on reset (that is } K_{0} \text { is a constant that equals to } 69 \text { ) }
\end{aligned}
$$

Please refer to Section 6.5 "Segment Drivers / Common Drivers" for the details of the "Phase".

- Number of multiplex ratio is set by command A8h. The power on reset value is 95 (i.e. 96MUX).
- Fosc is the oscillator frequency. It can be changed by command D5h A[7:4]. The higher the register setting results in higher frequency.


### 6.4 Reset Circuit

When RES\# input is LOW, the chip is initialized with the following status:

1. Display is OFF
2. $128 \times 96$ Display Mode
3. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00 h and COM0 mapped to address 00 h )
4. Shift register data clear in serial interface
5. Display start line is set at display RAM address 0
6. Column address counter is set at 0
7. Normal scan direction of the COM outputs
8. Contrast control register is set at 7 Fh
9. Normal display mode (Equivalent to A4h command)

### 6.5 Segment Drivers / Common Drivers

Segment drivers deliver 128 current sources to drive the OLED panel. The driving current can be adjusted by altering the registers of the contrast setting command (81h). Common drivers generate voltage-scanning pulses.

The segment driving waveform is divided into three phases:

1. In phase 1, the OLED pixel charges of previous image are discharged in order to prepare for next image content display.
2. In phase 2, the OLED pixel is driven to the targeted voltage. The pixel is driven to attain the corresponding voltage level from $\mathrm{V}_{\text {ss. }}$. The period of phase 2 can be programmed in length from 1 to 15 DCLKs. If the capacitance value of the pixel of OLED panel is larger, a longer period is required to charge up the capacitor to reach the desired voltage.
3. In phase 3, the OLED driver switches to use current source to drive the OLED pixels and this is the current drive stage.

Figure 6-12 : Segment Output Waveform in three phases


After finishing phase 3 , the driver IC will go back to phase 1 to display the next row image data. This threestep cycle is run continuously to refresh image display on OLED panel.

In phase 3, if the length of current drive pulse width is set to 69 , after finishing 69 DCLKs in current drive phase, the driver IC will go back to phase 1 for next row display.

### 6.6 Graphic Display Data RAM (GDDRAM)

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is $128 \times 96$ bits and the RAM is divided into eight pages, from PAGE0 to PAGE11, which are used for monochrome 128x96 dot matrix display, as shown in Figure 6-13.

Figure 6-13 : GDDRAM pages structure

|  |  | Row re-mapping |
| :---: | :---: | :---: |
| PAGE0 (COM0-COM7) | Page 0 | PAGE0 (COM95-COM88) |
| PAGE1 (COM8-COM15) | Page 1 | PAGE1 (COM87-COM80) |
| PAGE2 (COM16-COM23) | Page 2 | PAGE2 (COM79-COM72) |
| PAGE3 (COM24-COM31) | Page 3 | PAGE3 (COM71-COM64) |
| PAGE4 (COM32-COM39) | Page 4 | PAGE4 (COM63-COM56) |
| PAGE5 (COM40-COM47) | Page 5 | PAGE5 (COM55-COM48) |
| PAGE6 (COM48-COM55) | Page 6 | PAGE6 (COM47-COM40) |
| PAGE7 (COM56-COM63) | Page 7 | PAGE7 (COM39-COM32) |
| PAGE8 (COM64-COM71) | Page 8 | PAGE8 (COM31-COM24) |
| PAGE9 (COM72-COM79) | Page 9 | PAGE9 (COM23-COM16) |
| PAGE10 (COM80-COM87) | Page 10 | PAGE10 (COM15-COM8) |
| PAGE11 (COM88-COM95) | Page 11 | PAGE11 (COM 7-COM0) |
|  | SEG0 -----------------------------------------127 |  |
| Column re-mapping |  |  |

When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column ( 8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D 7 is written into bottom row as shown in Figure 6-14.

Figure 6-14 : Enlargement of GDDRAM (No row re-mapping and column-remapping)


For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software as shown in Figure 6-13.

For vertical shifting of the display, an internal register storing the display start line can be set to control the portion of the RAM data to be mapped to the display (command D3h).

### 6.7 SEG/COM Driving block

This block is used to derive the incoming power sources into the different levels of internal use voltage and current.

- $\quad \mathrm{V}_{\mathrm{CC}}$ is the most positive voltage supply.
- $\mathrm{V}_{\text {сомн }}$ is the Common deselected level. It is internally regulated.
- $\mathrm{V}_{\mathrm{LSS}}$ is the ground path of the analog and panel current.
- $\mathrm{I}_{\text {REF }}$ is a reference current source for segment current drivers ISEG. The relationship between reference current and segment current of a color is:

$$
\mathrm{I}_{\mathrm{SEG}}=\text { Contrast } / 8 \times \mathrm{I}_{\mathrm{REF}}
$$

in which the contrast ( $1 \sim 255$ ) is set by Set Contrast command 81 h

When internal $\mathrm{I}_{\text {REF }}$ is used, the $\mathrm{I}_{\text {REF }}$ pin should be kept NC.
Bit $\mathrm{A}[4]$ of command ADh is used to select external or internal $\mathrm{I}_{\mathrm{REF}}$ :
$\mathrm{A}[4]=$ ' 0 ' Select external $\mathrm{I}_{\text {REF }}$ [Reset]
$\mathrm{A}[4]=$ ' 1 ' Enable internal $\mathrm{I}_{\text {REF }}$ during display ON
When external $\mathrm{I}_{\text {REF }}$ is used, the magnitude of $\mathrm{I}_{\text {REF }}$ is controlled by the value of resistor, which is connected between $I_{\text {REF }}$ pin and $V_{\text {SS }}$ as shown in Figure 6-15. It is recommended to set $I_{\text {REF }}$ to $18.75 \pm 2 \mathrm{uA}$ so as to achieve $\mathrm{I}_{\text {SEG }}=600 \mathrm{uA}$ at maximum contrast 255 .

Figure 6-15 : I IREF Current Setting by Resistor Value


Since the voltage at $\mathrm{I}_{\text {Ref }}$ pin is $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$, the value of resistor R 1 can be found as below:

$$
\text { For } \mathrm{I}_{\mathrm{REF}}=18.75 \mathrm{uA}, \mathrm{~V}_{\mathrm{CC}}=12 \mathrm{~V} \text { : }
$$

$$
\begin{aligned}
\mathrm{R} 1 & =\left(\text { Voltage at } \mathrm{I}_{\text {REF }}-\mathrm{V}_{\text {SS }}\right) / \mathrm{I}_{\text {REF }} \\
& \approx(12-2) / 18.75 \mathrm{uA} \\
& =530 \mathrm{k} \Omega
\end{aligned}
$$

### 6.8 Power ON and OFF sequence

The following figures illustrate the recommended power ON and power OFF sequence of SSD1317.
Power ON sequence:

1. Power ON VDD
2. After $\mathrm{V}_{\mathrm{DD}}$ become stable, wait at least $20 \mathrm{~ms}\left(\mathrm{t}_{0}\right)$, set RES\# pin LOW (logic low) for at least $3 \mathrm{us}\left(\mathrm{t}_{1}\right)^{(4)}$ and then HIGH (logic high).
3. After set RES\# pin LOW (logic low), wait for at least 3us ( $\mathrm{t}_{2}$ ). Then Power ON $\mathrm{V}_{\mathrm{CC}}{ }^{(1)}$
4. After $\mathrm{V}_{\mathrm{CC}}$ become stable, send command AFh for display ON . $\mathrm{SEG} / \mathrm{COM}$ will be ON after 100 ms ( $\mathrm{t}_{\mathrm{AF}}$ ).


Figure 6-16: The Power ON sequence

## Power OFF sequence:

1. Send command AEh for display OFF.
2. Power OFF $\mathrm{V}_{\mathrm{CC}}{ }^{(1),(2)}$
3. Power OFF $\mathrm{V}_{\mathrm{DD}}$ after $\mathrm{t}_{\mathrm{OFF}}{ }^{(4)}$ (where Minimum $\mathrm{t}_{\mathrm{OFF}}=0 \mathrm{~ms}$, typical $\mathrm{t}_{\mathrm{OFF}}=100 \mathrm{~ms}$ )

Figure 6-17 : The Power OFF sequence
Send command AEh for display OFF $\mathrm{OFF} \mathrm{V}_{\mathrm{CC}}$

## Note:

${ }^{(1)} \mathrm{V}_{\mathrm{CC}}$ should be kept float (i.e. disable) when it is OFF.
${ }^{(2)}$ Power Pins $\left(\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{CC}}\right)$ can never be pulled to ground under any circumstance.
${ }^{(3)}$ The register values are reset after $t_{1}$.
${ }^{(4)} \mathrm{V}_{\mathrm{DD}}$ should not be Power OFF before $\mathrm{V}_{\mathrm{CC}}$ Power OFF.

## 7 MAXIMUM RATINGS

Table 7-1 : Maximum Ratings
(Voltage Reference to $\mathrm{V}_{\mathrm{SS}}$ )

| Symbol | Parameter | Value | Unit |
| :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | -0.3 to +4 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ |  | 0 to 17 | V |
| $\mathrm{~V}_{\mathrm{SEG}}$ | SEG output voltage | 0 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{COM}}$ | COM output voltage | 0 to $0.9^{*} \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{in}}$ | Input voltage | $\mathrm{V}_{\mathrm{SS}}-0.3$ to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description.
*This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

## 8 DC CHARACTERISTICS

## Condition (Unless otherwise specified):

Voltage referenced to $\mathrm{V}_{\mathrm{ss}}$
$\mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V}$ to 3.3 V
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Table 8-1 : DC Characteristics

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Operating Voltage | - | 7 | - | 16.5 | V |
| $\mathrm{V}_{\text {DD }}$ | Logic Supply Voltage | - | 1.65 | - | 3.3 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Logic Output Level | $\mathrm{I}_{\text {Out }}=100 \mathrm{uA}, 3.3 \mathrm{MHz}$ | 0.9 x V DD | - | - | V |
| $\mathrm{V}_{\text {OL }}$ | Low Logic Output Level | $\mathrm{I}_{\text {Out }}=100 \mathrm{uA}, 3.3 \mathrm{MHz}$ | - | - | $0.1 \times \mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Logic Input Level | - | $0.8 \times \mathrm{V}_{\text {DD }}$ | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Low Logic Input Level | - ${ }^{\text {- }}$ | - | - | $0.2 \times \mathrm{V}_{\mathrm{DD}}$ | V |
| Ind,SLEEP | Sleep mode Current | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V} \sim 3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=7 \mathrm{~V} \sim 16.5 \mathrm{~V} \\ & \text { Display OFF, No panel attached } \\ & \hline \end{aligned}$ | - | - | 10 | uA |
| $\mathrm{I}_{\text {CC,SLEEP }}$ | Sleep mode Current | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V} \sim 3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=7 \mathrm{~V} \sim 16.5 \mathrm{~V} \\ & \text { Display OFF, No panel attached } \\ & \hline \end{aligned}$ | - |  | 10 | uA |
| $\mathrm{I}_{\text {CC }}$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{CC}} \text { Supply Current } \\ \mathrm{V}_{\mathrm{DD}}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=12 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{REF}}=18.75 \mathrm{uA}, \text { No loading, } \\ \text { Display ON, All ON } \\ \hline \end{array}$ | Contrast $=\mathrm{FFh}$ |  | 800 | 1100 | uA |
| IDD | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{DD}} \text { Supply Current } \\ \mathrm{V}_{\mathrm{DD}}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=12 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{REF}}=18.75 \mathrm{uA}, \text { No loading, } \\ \text { Display ON, All ON, } \\ \hline \end{array}$ |  |  | 220 | 300 | uA |
| ISEG | Segment Output Current, $\mathrm{V}_{\mathrm{DD}}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=12 \mathrm{~V}$, <br> $\mathrm{I}_{\mathrm{REF}}=18.75 \mathrm{uA}$, <br> Display ON. | Contrast=FFh | 540 | 600 | 660 | uA |
|  |  | Contrast=7Fh | - | 300 | - |  |
|  |  | Contrast=3Fh | - | 150 | - |  |
| Dev | Segment output current uniformity | $\begin{aligned} & \mathrm{Dev}=\left(\mathrm{I}_{\text {SEG }}-\mathrm{I}_{\mathrm{MID}}\right) / \mathrm{I}_{\mathrm{MID}} \\ & \mathrm{I}_{\mathrm{MID}}=\left(\mathrm{I}_{\mathrm{MAX}}+\mathrm{I}_{\mathrm{MIN}}\right) / 2 \\ & \mathrm{I}_{\text {SEG }}[0 ; 127]=\text { Segment current } \\ & \text { at contrast setting }=\mathrm{FFh} \\ & \hline \end{aligned}$ | -3 | - | 3 | \% |
| Adj. Dev | Adjacent pin output current uniformity (contrast setting $=\mathrm{FFh}$ ) | $\begin{aligned} & \text { Adj Dev }=(\mathrm{I}[\mathrm{n}]-\mathrm{I}[\mathrm{n}+1]) / \\ & (\mathrm{I}[\mathrm{n}]+\mathrm{I}[\mathrm{n}+1]) \end{aligned}$ | -2 | - | 2 | \% |

## 9 AC CHARACTERISTICS

## Conditions:

```
Voltage referenced to \(\mathrm{V}_{\mathrm{SS}}\)
\(\mathrm{V}_{\mathrm{DD}}=1.65\) to 3.3 V
\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
```

Table 9-1 : AC Characteristics

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Fosc $^{(1)}$ | Oscillation Frequency of <br> Display Timing Generator | $\mathrm{V}_{\mathrm{DD}}=2.8 \mathrm{~V}$ | 720 | 800 | 880 | kHz |
| FFRM | Frame Frequency | 128x96 Graphic Display Mode, Display <br> ON, Internal Oscillator Enabled | - | Fosc x 1/(DxKx96) ${ }^{(2)}$ | - | Hz |
| RES\# | Reset low pulse width |  | 3 | - | - | us |

## Note

${ }^{(1)} \mathrm{F}_{\text {OSC }}$ stands for the frequency value of the internal oscillator and the value is measured when command $\mathrm{D} 5 \mathrm{~h} \mathrm{~A}[7: 4]$ is in default value.
${ }^{(2)} \mathrm{D}$ : divide ratio (default value $=1$ )
K: number of display clocks per row period (default value $=73$ )

Table 9-2 : 6800-Series MCU Parallel Interface Timing Characteristics
$\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=1.65 \mathrm{~V}\right.$ to $\left.3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {cycle }}$ | Clock Cycle Time | 300 | - | - | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Setup Time | 20 | - | - | ns |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time | 0 | - | - | ns |
| tosw | Write Data Setup Time | 40 | - | - | ns |
| $\mathrm{t}_{\text {DHW }}$ | Write Data Hold Time | 40 | - | - | ns |
| $\mathrm{t}_{\text {DHR }}$ | Read Data Hold Time | 20 | - | - | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Disable Time | - | - | 70 | ns |
| $\mathrm{t}_{\text {ACC }}$ | Access Time | - | - | 150 | ns |
| PW ${ }_{\text {CSL }}$ | Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write) | $\begin{aligned} & 150 \\ & 60 \\ & \hline \end{aligned}$ | - | - | ns |
| PW ${ }_{\text {CSH }}$ | Chip Select High Pulse Width (read) Chip Select High Pulse Width (write) | $\begin{aligned} & \hline 60 \\ & 100 \\ & \hline \end{aligned}$ |  | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time |  | - | 40 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | - | - | 40 | ns |

Figure 9-1 : 6800-series MCU parallel interface characteristics


Table 9-3 : 8080-Series MCU Parallel Interface Timing Characteristics
$\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=1.65 \mathrm{~V} \sim 3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {cycle }}$ | Clock Cycle Time | 300 | - | - | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 20 | - | - | ns |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{DSW}}$ | Write Data Setup Time | 40 | - | - | ns |
| $\mathrm{t}_{\text {DHW }}$ | Write Data Hold Time | 40 | - | - | ns |
| $\mathrm{t}_{\mathrm{DHR}}$ | Read Data Hold Time | 20 | - | - | ns |
| $\mathrm{t}_{\text {OH }}$ | Output Disable Time | - | - | 70 | ns |
| $\mathrm{t}_{\text {ACC }}$ | Access Time | - | - | 150 | ns |
| $\mathrm{t}_{\text {PWLR }}$ | Read Low Time | 150 | - | - | ns |
| $\mathrm{t}_{\text {PWLW }}$ | Write Low Time | 60 | - | - | ns |
| $\mathrm{t}_{\text {PWHR }}$ | Read High Time | 60 | - | - | ns |
| $\mathrm{t}_{\text {PWHW }}$ | Write High Time | 100 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | - | - | 40 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | - | - | 40 | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | Chip select setup time | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{CSH}}$ | Chip select hold time to read signal | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{CSF}}$ | Chip select hold time | 20 | - | - | ns |

Figure 9-2 : 8080-series parallel interface characteristics


Write cycle


Read Cycle

Table 9-4 : Serial Interface Timing Characteristics (4-wire SPI)
$\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=1.65 \mathrm{~V} \sim 3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {cycle }}$ | Clock Cycle Time | 100 | - | - | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 15 | - | - | ns |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 15 | - | - | ns |
| $\mathrm{t}_{\mathrm{CSS}}$ | Chip Select Setup Time | 20 | - | - | ns |
| $\mathrm{t}_{\mathrm{CSH}}$ | Chip Select Hold Time | 50 | - | - | ns |
| $\mathrm{t}_{\mathrm{DSW}}$ | Write Data Setup Time | 20 | - | - | ns |
| $\mathrm{t}_{\text {DHW }}$ | Write Data Hold Time | 20 | - | - | ns |
| $\mathrm{t}_{\text {CLKL }}$ | Clock Low Time | 50 | - | - | ns |
| $\mathrm{t}_{\mathrm{CLKH}}$ | Clock High Time | 50 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | - | - | 40 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | - | - | 40 | ns |

Figure 9-3 : Serial interface characteristics (4-wire SPI)


Table 9-5 : Serial Interface Timing Characteristics (3-wire SPI)
$\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=1.65 \mathrm{~V} \sim 3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {cycle }}$ | Clock Cycle Time | 100 | - | - | ns |
| $\mathrm{t}_{\text {Cls }}$ | Chip Select Setup Time | 20 | - | - | ns |
| $\mathrm{t}_{\text {CSH }}$ | Chip Select Hold Time | 50 | - | - | ns |
| $\mathrm{t}_{\text {DSW }}$ | Write Data Setup Time | 20 | - | - | ns |
| $\mathrm{t}_{\text {DHW }}$ | Write Data Hold Time | 20 | - | - | ns |
| $\mathrm{t}_{\mathrm{CLLL}}$ | Clock Low Time | 50 | - | - | ns |
| $\mathrm{t}_{\text {CLKH }}$ | Clock High Time | 50 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | - | - | 40 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | - | - | 40 | ns |

Figure 9-4 : Serial interface characteristics (3-wire SPI)


Table 9-6 : $\mathrm{I}^{\mathbf{2}} \mathrm{C}$ Interface Timing Characteristics
$\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=1.65 \mathrm{~V} \sim 3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {cycle }}$ | Clock Cycle Time | 2.5 | - | - | us |
| $\mathrm{t}_{\text {HSTART }}$ | Start condition Hold Time | 0.6 | - | - | us |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold Time (for "SDAou'" pin) | 0 | - | - | ns |
|  | Data Hold Time (for "SDA "" pin) | 300 | - | - | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Setup Time | 100 | - | - | ns |
| $\mathrm{t}_{\text {SSTART }}$ | Start condition Setup Time (Only relevant for a repeated <br> Start condition) | 0.6 | - | - | us |
| $\mathrm{t}_{\text {SSTOP }}$ | Stop condition Setup Time | 0.6 | - | - | us |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time for data and clock pin | - | - | 300 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time for data and clock pin | - | - | 300 | ns |
| $\mathrm{t}_{\text {IDLE }}$ | Idle Time before a new transmission can start | 1.3 | - | - | us |

Figure 9-5 : $\mathbf{I}^{2} \mathrm{C}$ interface Timing characteristics


## 10 APPLICATION EXAMPLE

Figure 10-1 : Application Example of SSD1317Z

The configuration for $\mathrm{I}^{2} \mathrm{C}$ interface mode is shown in the following diagram:
$\left(\mathrm{V}_{\mathrm{DD}}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=18.75 \mathrm{uA}\right)$


Pin connected to MCU interface: D[2:0], RES\#
Pin internally connected to VLSs: BGGND, VSL
Pin internally connected to $\mathrm{V}_{\mathrm{SS}}$ (or $\mathrm{V}_{\mathrm{LL}}$ ): D[7:3], BS0, BS2, E, R/W\#, CS\#, CL
Pin internally connected to $\mathrm{V}_{\mathrm{DD}}$ (or $\mathrm{V}_{\mathrm{LL}}$ ): BS1, CLS
Pin internally connected to $\mathrm{V}_{\mathrm{CC}}$ : $\mathrm{V}_{\mathrm{CC}}$
VBREF, FR, T0, T1, TR[10:0] should be left open
D/C\# acts as SA0 for slave address selection
C1, C2: $2.2 \mathrm{uF}^{(1)}$
C3: 1.0uF ${ }^{(1)}$ place close to IC $V_{\text {DD }}$ and $V_{\text {ss }}$ pins on PCB
$\mathrm{R}_{\mathrm{P}}$ : Pull up resistor
Voltage at $\mathrm{I}_{\text {REF }}=\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$. For $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$, $\mathrm{I}_{\text {ReF }}=18.75 \mathrm{uA}$ :
R1 $=\left(\right.$ Voltage at $\left.\mathrm{I}_{\text {REF }}-\mathrm{V}_{\text {SS }}\right) / \mathrm{I}_{\text {ReF }}$

$$
\approx(12-2) \mathrm{V} / 18.75 \mathrm{uA}
$$

$$
\approx 530 \mathrm{~K} \Omega
$$

## Note

${ }^{(1)}$ The capacitor value is recommended value. Select appropriate value against module application.
${ }^{(2)}$ Die gold bump face down.
${ }^{(3)} V_{\text {LSS }}$ of IC pad no. 25 to 29 are recommended to be connected to the V ${ }_{\text {LSS }}$ of pad no. 65 to 68 to form a larger area of GND. ${ }^{(4)} \mathrm{V}_{\text {LSS }}$ and $V_{\text {SS }}$ are not recommended to be connected on the ITO routing, but connected together in the PCB level at one common ground point for better grounding and noise insulation.

Solomon Systech reserves the right to make changes without notice to any products herein．Solomon Systech makes no warranty， representation or guarantee regarding the suitability of its products for any particular purpose，nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit，and specifically disclaims any，and all，liability，including without limitation consequential or incidental damages．＂Typical＂parameters can and do vary in different applications．All operating parameters， including＂Typical＂must be validated for each customer application by the customer＇s technical experts．Solomon Systech does not con－ vey any license under its patent rights nor the rights of others．Solomon Systech products are not designed，intended，or authorized for use as components in systems intended for surgical implant into the body，or other applications intended to support or sustain life，or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur． Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application，Buyer shall indemnify and hold Solomon Systech and its offices，employees，subsidiaries，affiliates，and distributors harmless against all claims，costs，damages，and expenses，and reasonable attorney fees arising out of，directly or indirectly，any claim of personal injury or death associated with such unintended or unauthorized use，even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part．

The product（s）listed in this datasheet comply with Directive 2011／65／EU of the European Parliament and of the council of 8 June 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment and People＇s Republic of China Electronic Industry Standard SJ／T 11363－2006＂Requirements for concentration limits for certain hazardous substances in electronic information products（电子信息产品中有毒有害物质的限量要求）＂．Hazardous Substances test report is available upon request．
http：／／www．solomon－systech．com

## Appendix II: SSD1317 Command Table and Command Descriptions

## 1 COMMAND TABLE

Table 1-1: SSD1317 Command Table
$(D / C \#=0, R / W \#(W R \#)=0, E(R D \#=1)$ unless specific setting is stated $)$

| Fundamental Command Table |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D/C | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| 0 | 00~0F | 0 | 0 | 0 | 0 | $\mathrm{X}_{3}$ | $\mathrm{X}_{2}$ | $\mathrm{X}_{1}$ |  | Set Lower Column Start Address for Page Addressing Mode | Set the lower nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET. <br> Note <br> ${ }^{(1)}$ This command is only for page addressing mode |
| 0 | 10~17 | 0 | 0 | 0 | 1 | 0 | $\mathrm{X}_{2}$ | $\mathrm{X}_{1}$ |  | Set Higher Column Start Address for Page Addressing Mode | Set the higher nibble of the column start address register for Page Addressing Mode using X[2:0] as data bits. The initial display line register is reset to 0000b after RESET. <br> Note <br> ${ }^{(1)}$ This command is only for page addressing mode |
| $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 20 \\ & \mathrm{~A}[1: 0] \end{aligned}$ | * | $0$ | $\begin{aligned} & 1 \\ & * \end{aligned}$ | $0$ | $0$ | $0$ | $\begin{gathered} 0 \\ \mathrm{~A}_{1} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~A}_{0} \end{gathered}$ | Set Memory Addressing Mode | $\mathrm{A}[1: 0]=00 \mathrm{~b}$, Horizontal Addressing Mode <br> $A[1: 0]=01 b$, Vertical Addressing Mode <br> $\mathrm{A}[1: 0]=10 \mathrm{~b}$, Page Addressing Mode (RESET) <br> $\mathrm{A}[1: 0]=11 \mathrm{~b}$, Invalid |
| $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | 21 $A[6: 0]$ $B[6: 0]$ | $\begin{aligned} & \hline 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} 0 \\ \mathrm{~A}_{6} \\ \mathrm{~B}_{6} \end{gathered}$ | $\begin{gathered} \hline 1 \\ \mathrm{~A}_{5} \\ \mathrm{~B}_{5} \end{gathered}$ | $\begin{gathered} \hline 0 \\ \mathrm{~A}_{4} \\ \mathrm{~B}_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~A}_{3} \\ \mathrm{~B}_{3} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~A}_{2} \\ \mathrm{~B}_{2} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~A}_{1} \\ \mathrm{~B}_{1} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{~A}_{0} \\ \mathrm{~B}_{0} \end{gathered}$ | Set Column Address | Setup column start and end address <br> $\mathrm{A}[6: 0]$ : Column start address, range : 0-127d, (RESET=0d) <br> $\mathrm{B}[6: 0]$ : Column end address, range : 0-127d, $($ RESET $=127 \mathrm{~d})$ <br> Note <br> ${ }^{(1)}$ This command is only for horizontal or vertical addressing mode. |
| $\begin{aligned} & \hline 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 22 \\ & \mathrm{~A}[3: 0] \\ & \mathrm{B}[3: 0] \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & * \\ & * \end{aligned}$ | 1 $*$ $*$ | 0 $*$ $*$ | $\begin{gathered} \hline 0 \\ \mathrm{~A}_{3} \\ \mathrm{~B}_{3} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~A}_{2} \\ \mathrm{~B}_{2} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{~A}_{1} \\ \mathrm{~B}_{1} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~A}_{0} \\ \mathrm{~B}_{0} \end{gathered}$ | Set Page Address | Setup page start and end address <br> A[3:0] : Page start Address, range : 0-11d, $($ RESET $=0 d)$ <br> $B[3: 0]$ : Page end Address, range : 0-11d, $($ RESET $=11 \mathrm{~d})$ <br> Note <br> ${ }^{(1)}$ This command is only for horizontal or vertical addressing mode. |

## Fundamental Command Table


${ }^{(1)}$ In command A2h, $\mathrm{A}[6: 0]$ from 00h to 3Fh has the same effect as command 40h-7Fh.

| 0 | A4/A5 | 1 | 0 | 1 | 0 | 0 |  | 0 |  | Entire Display ON | $\begin{aligned} \text { A4h, } \mathrm{X}_{0}=0 \mathrm{~b}: & \text { Resume to RAM content display } \\ & \text { (RESET) } \\ & \text { Output follows RAM content } \\ \text { A5h, } \mathrm{X}_{0}=1 \mathrm{~b}: & \text { Entire display ON } \\ & \text { Output ignores RAM content } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | A6/A7 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | $\mathrm{X}_{0}$ | Set <br> Normal/Inverse <br> Display | A6h, X[0]=0b: Normal display (RESET) 0 in RAM: OFF in display panel 1 in RAM: ON in display panel <br> A7h, $X[0]=1 \mathrm{~b}$ : Inverse display 0 in RAM: ON in display panel 1 in RAM: OFF in display panel |
| $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ | $\begin{array}{\|l} \hline \mathrm{A} 8 \\ \mathrm{~A}[6: 0] \end{array}$ | 1 | $\begin{gathered} \hline 0 \\ \mathrm{~A}_{6} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{~A}_{5} \end{gathered}$ | $\begin{gathered} \hline 0 \\ \mathrm{~A}_{4} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{~A}_{3} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~A}_{2} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~A}_{1} \end{gathered}$ | $\begin{gathered} \hline 0 \\ \mathrm{~A}_{0} \end{gathered}$ | Set Multiplex Ratio | Set MUX ratio to N+1 MUX <br> $\mathrm{N}=\mathrm{A}[6: 0]$ : from 16MUX to 96MUX. RESET= 101 1111b (i.e. 95d, 96MUX) $\mathrm{A}[6: 0]$ from 0 to 14 are invalid entry. |
| 0 | $\begin{aligned} & \mathrm{AD} \\ & \mathrm{~A}[4] \end{aligned}$ | 1 | $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{gathered} \hline 0 \\ \mathrm{~A}_{4} \end{gathered}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | External or internal $\mathrm{I}_{\text {REF }}$ Selection | Select external or internal $\mathrm{I}_{\text {REF }}$ : <br> A $[4]=$ ' 0 ' Select external $\mathrm{I}_{\text {REF }}$ (RESET) <br> $\mathrm{A}[4]=$ ' 1 ' Enable internal $\mathrm{I}_{\text {REF }}$ during display ON <br> Note <br> ${ }^{(1)}$ Refer to section 7.7 in SSD1317 datasheet for details. |



| Fundamental Command Table |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D/C | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| 0 | E3 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | NOP | Command for no operation |
| $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{array}{\|l} \hline \mathrm{FD} \\ \mathrm{~A}[2] \end{array}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | 1 1 | 1 | $\begin{gathered} 1 \\ \mathrm{~A}_{2} \end{gathered}$ | 0 1 | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Set Command Lock | $\mathrm{A}[2]$ : MCU protection status. <br> $\mathrm{A}[2]=0 \mathrm{~b}$, Unlock OLED driver IC MCU interface from entering command (RESET) <br> $\mathrm{A}[2]=1 \mathrm{~b}$, Lock OLED driver IC MCU interface from entering command <br> Note <br> ${ }^{(1)}$ The locked OLED driver IC MCU interface prohibits all commands and memory access except the FDh command |




| Scroll | ing Co | mma | Ta |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D/C\# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| 0 | 2E | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | Deactivate scroll | Stop scrolling that is configured by command $26 \mathrm{~h} / 27 \mathrm{~h} / 29 \mathrm{~h} / 2 \mathrm{Ah}$. <br> Note <br> ${ }^{(1)}$ After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten. |
| 0 | 2F | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | Activate scroll | Start scrolling that is configured by the scrolling setup commands : $26 \mathrm{~h} / 27 \mathrm{~h} / 29 \mathrm{~h} / 2 \mathrm{Ah}$ with the following valid sequences: <br> Valid command sequence $1: 26 \mathrm{~h} ; 2 \mathrm{Fh}$. Valid command sequence 2: 27h; 2 Fh . Valid command sequence 3: 29h; 2Fh. Valid command sequence 4: 2 Ah ; 2 Fh . <br> For example, if "26h; 2Ah; 2Fh." commands are issued, the setting in the last scrolling setup command, i.e. 2 Ah in this case, will be executed. In other words, setting in the last scrolling setup command overwrites the setting in the previous scrolling setup commands. |
| $\begin{aligned} & \hline 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{array}{\|c} \hline \text { A3 } \\ \mathrm{A}[6: 0] \\ \mathrm{B}[6: 0] \end{array}$ | $1$ | $\begin{array}{\|c\|} \hline 0 \\ \mathrm{~A}_{6} \\ \mathrm{~B}_{6} \end{array}$ | $\begin{gathered} \hline 1 \\ A_{5} \\ B_{5} \end{gathered}$ | $\begin{gathered} \hline 0 \\ \mathrm{~A}_{4} \\ \mathrm{~B}_{4} \end{gathered}$ | $\begin{gathered} \hline 0 \\ \mathrm{~A}_{3} \\ \mathrm{~B}_{3} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~A}_{2} \\ \mathrm{~B}_{2} \end{gathered}$ | $\begin{gathered} \hline 1 \\ \mathrm{~A}_{1} \\ \mathrm{~B}_{1} \end{gathered}$ | $\begin{gathered} \hline 1 \\ \mathrm{~A}_{0} \\ \mathrm{~B}_{0} \end{gathered}$ | Set Vertical Scrol Area | A[6:0] : Set No. of rows in top fixed area. The No. of rows in top fixed area is referenced to the top of the GDDRAM (i.e. row 0 ). [RESET $=0$ ] <br> $B[6: 0]$ : Set No. of rows in scroll area. This is the number of rows to be used for vertical scrolling. The scroll area starts in the first row below the top fixed area. [RESET = 96] <br> Note <br> (1) $\mathrm{A}[6: 0]+\mathrm{B}[6: 0]$ <= MUX ratio <br> (2) $\mathrm{B}[6: 0]<=$ MUX ratio <br> ${ }^{\text {(3a) }}$ Vertical scrolling offset (E[6:0] in 29h/2Ah) < B[6:0] <br> ${ }^{(3 b)}$ Set Display Start Line ( $\mathrm{X}_{6} \mathrm{X}_{5} \mathrm{X}_{4} \mathrm{X}_{3} \mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}$ of $40 \mathrm{~h} \sim 7 \mathrm{Fh}$ or $\mathrm{A}[6: 0]$ of A2h) < B[6:0] <br> ${ }^{(4)}$ The last row of the scroll area shifts to the first row of the scroll area. <br> ${ }^{(5)}$ For 96d MUX display $\mathrm{A}[6: 0]=0, \mathrm{~B}[6: 0]=96$ : whole area scrolls $\mathrm{A}[6: 0]=0, \mathrm{~B}[6: 0]<96$ : top area scrolls $\mathrm{A}[6: 0]+\mathrm{B}[6: 0]<96:$ central area scrolls $\mathrm{A}[6: 0]+\mathrm{B}[6: 0]=96:$ bottom area scrolls <br> ${ }^{(6)}$ When vertical scrolling is enabled by command 29h / 2Ah, the vertical scroll area is defined by this command. |



## Note

(1)""*" stands for "Don't care".

Table 1-2 : Read Command Table

| Bit Pattern | Command | Description |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{D}_{7} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4} \mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0}$ | Status Register Read | D[7] : | Reserved |
|  |  | D[6] : | " 1 " for display OFF / " 0 " for display ON |
|  |  | D[5]: | Reserved |
|  |  | D[4] : | Reserved |
|  |  | D[3] : | Reserved |
|  |  | $\mathrm{D}[2]$ : | Reserved |
|  |  | D[1] : | Reserved |
|  |  | D[0] : | Reserved |

Note
${ }^{(1)}$ Patterns other than those given in the Command Table are prohibited to enter the chip as a command; as unexpected results can occur.

### 1.1 Data Read / Write

To read data from the GDDRAM, select HIGH for both the R/W\# (WR\#) pin and the D/C\# pin for 6800series parallel mode and select LOW for the E (RD\#) pin and HIGH for the D/C\# pin for 8080-series parallel mode. No data read is provided in serial mode operation.
In normal data read mode the GDDRAM column address pointer will be increased automatically by one after each data read.
Also, a dummy read is required before the first data read.
To write data to the GDDRAM, select LOW for the R/W\# (WR\#) pin and HIGH for the D/C\# pin for both 6800 -series parallel mode and 8080 -series parallel mode. The serial interface mode is always in write mode. The GDDRAM column address pointer will be increased automatically by one after each data write.

Table 1-3 : Address increment table (Automatic)

| D/C\# | R/W\# (WR\#) | Comment | Address Increment |
| :--- | :--- | :--- | :--- |
| 0 | 0 | Write Command | No |
| 0 | 1 | Read Status | No |
| 1 | 0 | Write Data | Yes |
| 1 | 1 | Read Data | Yes |

## 2 COMMAND DESCRIPTIONS

### 2.1 Fundamental Command

### 2.1.1 Set Lower Column Start Address for Page Addressing Mode (00h~0Fh)

This command specifies the lower nibble of the 8-bit column start address for the display data RAM under Page Addressing Mode. The column address will be incremented by each data access. Please refer to Table $1-1$ and Section 2.1.3 for details.

### 2.1.2 Set Higher Column Start Address for Page Addressing Mode (10h~17h)

This command specifies the higher nibble of the 8-bit column start address for the display data RAM under Page Addressing Mode. The column address will be incremented by each data access. Please refer to Table 1-1 and Section 2.1.3 for details.

### 2.1.3 Set Memory Addressing Mode (20h)

There are 3 different memory addressing mode in SSD1317: page addressing mode, horizontal addressing mode and vertical addressing mode. This command sets the way of memory addressing into one of the above three modes. In there, "COL" means the graphic display data RAM column.

Page addressing mode ( $\mathrm{A}[1: 0]=10 \mathrm{~b}$ )
In page addressing mode, after the display RAM is read / written, the column address pointer is increased automatically by 1 and page address pointer is not changed. Users have to set the new page and column addresses in order to access the next page RAM content. The sequence of movement of the PAGE and column address point for page addressing mode is shown in Figure 2-1.

Figure 2-1 : Address Pointer Movement of Page addressing mode

|  | COL0 | COL 1 | $\ldots .$. | COL 126 | COL 127 |
| :---: | :--- | :--- | :--- | :--- | :--- |
| PAGE0 | - |  |  |  | $\longrightarrow$ |
| PAGE1 |  |  |  |  |  |
| $:$ |  |  |  |  |  |
| PAGE10 |  |  |  |  |  |
| PAGE11 |  |  |  |  |  |

In normal display data RAM read or write and page addressing mode, the following steps are required to define the starting RAM access pointer location:

- Set the page start address of the target display location by command B0h to BBh.
- Set the lower start column address of pointer by command $00 \mathrm{~h} \sim 0 \mathrm{Fh}$.
- Set the upper start column address of pointer by command $10 \mathrm{~h} \sim 17 \mathrm{~h}$.

For example, if the page address is set to B 2 h , lower column address is 03 h and upper column address is 10 h , then that means the starting column is SEG3 of PAGE2. The RAM access pointer is located as shown in Figure 2-2. The input data byte will be written into RAM position of column 3.

Figure 2-2 : Example of GDDRAM access pointer setting in Page Addressing Mode (No row and column-


## Horizontal addressing mode (A[1:0]=00b)

In horizontal addressing mode, after the display RAM is read / written, the column address pointer is increased automatically by 1 . If the column address pointer reaches column end address, the column address pointer is reset to column start address and page address pointer is increased by 1 . The sequence of movement of the page and column address point for horizontal addressing mode is shown in Figure 2-3. When both column and page address pointers reach the end address, the pointers are reset to column start address and page start address (Dotted line in Figure 2-3.)

Figure 2-3 : Address Pointer Movement of Horizontal addressing mode


Vertical addressing mode: $(\mathrm{A}[1: 0]=01 \mathrm{~b})$
In vertical addressing mode, after the display RAM is read / written, the page address pointer is increased automatically by 1 . If the page address pointer reaches the page end address, the page address pointer is reset to page start address and column address pointer is increased by 1 . The sequence of movement of the page and column address point for vertical addressing mode is shown in Figure 2-4. When both column and page address pointers reach the end address, the pointers are reset to column start address and page start address (Dotted line in Figure 2-4.)

Figure 2-4 : Address Pointer Movement of Vertical addressing mode

|  | COL0 | COL 1 | $\ldots .$. | COL 126 | COL 127 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PAGE0 |  |  |  |  | $\ldots$ | $\ldots$ |  |
| PAGE1 |  |  |  |  | $\ldots$ | $\ldots$ |  |

In normal display data RAM read or write and horizontal / vertical addressing mode, the following steps are required to define the RAM access pointer location:

- Set the column start and end address of the target display location by command 21 h .
- Set the page start and end address of the target display location by command 22 h .

Example is shown in Figure 2-5.

### 2.1.4 Set Column Address (21h)

This triple byte command specifies column start address and end address of the display data RAM. This command also sets the column address pointer to column start address. This pointer is used to define the current read/write column address in graphic display data RAM. If horizontal address increment mode is enabled by command 20 h , after finishing read/write one column data, it is incremented automatically to the next column address. Whenever the column address pointer finishes accessing the end column address, it is reset back to start column address and the row address is incremented to the next row.

### 2.1.5 Set Page Address (22h)

This triple byte command specifies page start address and end address of the display data RAM. This command also sets the page address pointer to page start address. This pointer is used to define the current read/write page address in graphic display data RAM. If vertical address increment mode is enabled by command 20h, after finishing read/write one page data, it is incremented automatically to the next page address. Whenever the page address pointer finishes accessing the end page address, it is reset back to start page address.

The figure below shows the way of column and page address pointer movement through the example: column start address is set to 2 and column end address is set to 97 , page start address is set to 1 and page end address is set to 2 ; Horizontal address increment mode is enabled by command 20h. In this case, the graphic display data RAM column accessible range is from column 2 to column 97 and from page 1 to page 2 only. In addition, the column address pointer is set to 2 and page address pointer is set to 1 . After finishing read/write one pixel of data, the column address is increased automatically by 1 to access the next RAM location for next read/write operation (solid line in Figure 2-5). Whenever the column address pointer finishes accessing the end column 97, it is reset back to column 2 and page address is automatically increased by 1 (solid line in Figure 2-5). While the end page 2 and end column 97 RAM location is accessed, the page address is reset back to 1 and the column address is reset back to 2 (dotted line in Figure 2-5). .

Figure 2-5: Example of Column and Row Address Pointer Movement

|  | Col 0 | Col 1 | Col 2 | ..... | $\ldots$ | Col 97 | Col98 | ........ | Col 126 | Col 127 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PAGE0 |  |  |  | - | $\square$ |  | $\checkmark$ | $\square$ |  |  |
| PAGE1 |  |  | N | - | $\square$ | $\longrightarrow$ |  |  |  |  |
| PAGE2 |  |  | 1 |  |  |  |  |  |  |  |
| : |  |  | 12 | - - | --- |  |  |  |  |  |
| PAGE10 |  |  |  |  | $\square$ |  |  |  |  |  |
| PAGE11 |  |  |  |  |  |  |  |  |  |  |

### 2.1.6 Set Display Start Line (40h~7Fh)

This command sets the Display Start Line register to determine starting address of display RAM, by selecting a value from 0 to 63 . With value equal to 0 , RAM row 0 is mapped to COM0. With value equal to 1 , RAM row 1 is mapped to COM0 and so on. Refer to Table 2-1 for more illustrations. For display start line register setting up to 95 , please refer to command A2h.

### 2.1.7 Set Contrast Control (81h)

This command sets the Contrast Setting of the display, with a valid range from 01h to FFh. The segment output current increases as the contrast step value increases

### 2.1.8 Set Segment Re-map (A0h/A1h)

This command changes the mapping between the display data column address and the segment driver. It allows flexibility in OLED module design. Please refer to Table 1-1.

This command only affects subsequent data input. Data already stored in GDDRAM will have no changes.

### 2.1.9 Set Display Start Line (A2h)

This double byte command sets the Display Start Line register to determine starting address of display RAM, by selecting a value from 0 to 95 . With value equal to 0 , RAM row 0 is mapped to COM0. With value equal to 1 , RAM row 1 is mapped to COM0 and so on. Refer to Table 2-1 for more illustrations. The value setting from 0 to 63 has the same effect as single byte command 40h-7Fh.

### 2.1.10 Entire Display ON (A4h/A5h)

A4h command enable display outputs according to the GDDRAM contents.
If A5h command is issued, then by using A4h command, the display will resume to the GDDRAM contents. In other words, A4h command resumes the display from entire display "ON" stage.
A5h command forces the entire display to be "ON", regardless of the contents of the display data RAM.

### 2.1.11 Set Normal/Inverse Display (A6h/A7h)

This command sets the display to be either normal or inverse. In normal display a RAM data of 1 indicates an "ON" pixel while in inverse display a RAM data of 0 indicates an "ON" pixel.

### 2.1.12 Set Multiplex Ratio (A8h)

This command switches the default 64 multiplex mode to any multiplex ratio, ranging from 16 to 95 . The output pads COM0~COM95 will be switched to the corresponding COM signal.

### 2.1.13 External or internal IREF Selection (ADh)

This double byte command supports External or Internal I I ${ }_{\text {REF }}$ Selection.
Default A[4] = '0', Select external I ${ }_{\text {REF }}$.
When $\mathrm{A}[4]=$ ' 1 ', Select internal $\mathrm{I}_{\text {REF }}$ during display ON .

### 2.1.14 Set Display ON/OFF (AEh/AFh)

These single byte commands are used to turn the OLED panel display ON or OFF.
When the display is ON, the selected circuits by Set Master Configuration command will be turned ON.
When the display is OFF, those circuits will be turned OFF and the segment and common output are in $\mathrm{V}_{\text {ss }}$ state and high impedance state, respectively. These commands set the display to one of the two states:

- AEh : Display OFF
- AFh : Display ON

Figure 2-6 : Transition between different modes


### 2.1.15 Set Page Start Address for Page Addressing Mode (B0h~BBh)

This command positions the page start address from 0 to 11 in GDDRAM under Page Addressing Mode. Please refer to Table 1-1 and Section 2.1.3 for details.

### 2.1.16 Set COM Output Scan Direction (C0h/C8h)

This command sets the scan direction of the COM output, allowing layout flexibility in the OLED module design. Additionally, the display will show once this command is issued. For example, if this command is sent during normal display then the graphic display will be vertically flipped immediately. Please refer to Table 2-3 for details.

### 2.1.17 Set Display Offset (D3h)

This is a double byte command. The second command specifies the mapping of the display start line to one of COM0~COM95 (assuming that COM0 is the display start line then the display start line register is equal to 0 ).

For example, to move the COM16 towards the COM0 direction by 16 lines the 7 -bit data in the second byte should be given as 0010000 b . To move in the opposite direction by 16 lines the 7 -bit data should be given by $96-16$, so the second byte would be 1010000 b. The following two tables (Table 2-1 and Table 2-2) show the examples of setting the command $\mathrm{C} 0 \mathrm{~h} / \mathrm{C} 8 \mathrm{~h}$ and D3h.

Table 2-1: Example of Set Display Offset and Display Start Line without Remap

| Hardware pin name | Output |  |  |  |  |  |  |  |  |  |  |  | Set MUX ratio(A8h) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 96 |  | 96 |  | 96 |  | 80 |  | 80 |  | 80 |  |  |
|  | Normal |  | Normal |  | Normal |  | Normal |  | Normal |  | Normal |  | COM Normal / Remapped (C0h / C8h) |
|  | 0 |  | 8 |  | 0 |  | 0 |  | 8 |  | 0 |  |  |
|  | 0 |  | 0 |  | 8 |  | 0 |  | 0 |  | 8 |  | Display offset (D3h)  <br>  Display start line (A2h) |
| COM0 | Row0 | RAM0 | Row8 | RAM8 | Row0 | RAM8 | Row0 | RAM0 | Row8 | RAM8 | Row0 | RAM8 |  |
| COM1 | Row1 | RAM1 | Row9 | RAM9 | Row1 | RAM9 | Row1 | RAM1 | Row9 | RAM9 | Row1 | RAM9 |  |
| COM2 | Row2 | RAM2 | Row10 | RAM10 | Row2 | RAM10 | Row2 | RAM2 | Row10 | RAM10 | Row2 | RAM10 |  |
| COM3 | Row3 | RAM3 | Row11 | RAM11 | Row3 | RAM11 | Row3 | RAM3 | Row11 | RAM11 | Row3 | RAM11 |  |
| COM4 | Row4 | RAM4 | Row12 | RAM12 | Row4 | RAM12 | Row4 | RAM4 | Row12 | RAM12 | Row4 | RAM12 |  |
| COM5 | Row5 | RAM5 | Row13 | RAM13 | Row5 | RAM13 | Row5 | RAM5 | Row13 | RAM13 | Row5 | RAM13 |  |
| COM6 | Row6 | RAM6 | Row14 | RAM14 | Row6 | RAM14 | Row6 | RAM6 | Row14 | RAM14 | Row6 | RAM14 |  |
| COM7 | Row7 | RAM7 | Row15 | RAM15 | Row7 | RAM15 | Row7 | RAM7 | Row15 | RAM15 | Row7 | RAM15 |  |
| COM8 | Row8 | RAM8 | Row16 | RAM16 | Row8 | RAM16 | Row8 | RAM8 | Row16 | RAM16 | Row8 | RAM16 |  |
| COM9 | Row9 | RAM9 | Row17 | RAM17 | Row9 | RAM17 | Row9 | RAM9 | Row17 | RAM17 | Row9 | RAM17 |  |
| COM10 | Row10 | RAM10 | Row18 | RAM18 | Row10 | RAM18 | Row10 | RAM10 | Row18 | RAM18 | Row10 | RAM18 |  |
| COM11 | Row11 | RAM11 | Row19 | RAM19 | Row11 | RAM19 | Row11 | RAM11 | Row19 | RAM19 | Row11 | RAM19 |  |
| COM12 | Row12 | RAM12 | Row20 | RAM20 | Row12 | RAM20 | Row12 | RAM12 | Row20 | RAM20 | Row12 | RAM20 |  |
| COM13 | Row13 | RAM13 | Row21 | RAM21 | Row13 | RAM21 | Row13 | RAM13 | Row21 | RAM21 | Row13 | RAM21 |  |
| COM14 | Row14 | RAM14 | Row22 | RAM22 | Row14 | RAM22 | Row14 | RAM14 | Row22 | RAM22 | Row14 | RAM22 |  |
| COM15 | Row15 | RAM15 | Row23 | RAM23 | Row15 | RAM23 | Row15 | RAM15 | Row23 | RAM23 | Row15 | RAM23 |  |
| COM16 | Row16 | RAM16 | Row24 | RAM24 | Row16 | RAM24 | Row16 | RAM16 | Row24 | RAM24 | Row16 | RAM24 |  |
| COM17 | Row17 | RAM17 | Row25 | RAM25 | Row17 | RAM25 | Row17 | RAM17 | Row25 | RAM25 | Row17 | RAM25 |  |
| COM18 | Row18 | RAM18 | Row26 | RAM26 | Row18 | RAM26 | Row18 | RAM18 | Row26 | RAM26 | Row18 | RAM26 |  |
| COM19 | Row19 | RAM19 | Row27 | RAM27 | Row19 | RAM27 | Row19 | RAM19 | Row27 | RAM27 | Row19 | RAM27 |  |
| COM20 | Row20 | RAM20 | Row28 | RAM28 | Row20 | RAM28 | Row20 | RAM20 | Row28 | RAM28 | Row20 | RAM28 |  |
| COM21 | Row21 | RAM21 | Row29 | RAM29 | Row21 | RAM29 | Row21 | RAM21 | Row29 | RAM29 | Row21 | RAM29 |  |
| COM22 | Row22 | RAM22 | Row30 | RAM30 | Row22 | RAM30 | Row22 | RAM22 | Row30 | RAM30 | Row22 | RAM30 |  |
| COM23 | Row23 | RAM23 | Row31 | RAM31 | Row23 | RAM31 | Row23 | RAM23 | Row31 | RAM31 | Row23 | RAM31 |  |
| COM24 | Row24 | RAM24 | Row32 | RAM32 | Row24 | RAM32 | Row24 | RAM24 | Row32 | RAM32 | Row24 | RAM32 |  |
| COM25 | Row25 | RAM25 | Row33 | RAM33 | Row25 | RAM33 | Row25 | RAM25 | Row33 | RAM33 | Row25 | RAM33 |  |
| COM26 | Row26 | RAM26 | Row34 | RAM34 | Row26 | RAM34 | Row26 | RAM26 | Row34 | RAM34 | Row26 | RAM34 |  |
| COM27 | Row27 | RAM27 | Row35 | RAM35 | Row27 | RAM35 | Row27 | RAM27 | Row35 | RAM35 | Row27 | RAM35 |  |
| COM28 | Row28 | RAM28 | Row36 | RAM36 | Row28 | RAM36 | Row28 | RAM28 | Row36 | RAM36 | Row28 | RAM36 |  |
| COM29 | Row29 | RAM29 | Row37 | RAM37 | Row29 | RAM37 | Row29 | RAM29 | Row37 | RAM37 | Row29 | RAM37 |  |
| COM30 | Row30 | RAM30 | Row38 | RAM38 | Row30 | RAM38 | Row30 | RAM30 | Row38 | RAM38 | Row30 | RAM38 |  |
| COM31 | Row31 | RAM31 | Row39 | RAM39 | Row31 | RAM39 | Row31 | RAM31 | Row39 | RAM39 | Row31 | RAM39 |  |
| COM32 | Row32 | RAM32 | Row40 | RAM40 | Row32 | RAM40 | Row32 | RAM32 | Row40 | RAM40 | Row32 | RAM40 |  |
| COM33 | Row33 | RAM33 | Row41 | RAM41 | Row33 | RAM41 | Row33 | RAM33 | Row41 | RAM41 | Row33 | RAM41 |  |
| COM34 | Row34 | RAM34 | Row42 | RAM42 | Row34 | RAM42 | Row34 | RAM34 | Row42 | RAM42 | Row34 | RAM42 |  |
| COM35 | Row35 | RAM35 | Row43 | RAM43 | Row35 | RAM43 | Row35 | RAM35 | Row43 | RAM43 | Row35 | RAM43 |  |
| COM36 | Row36 | RAM36 | Row44 | RAM44 | Row36 | RAM44 | Row36 | RAM36 | Row44 | RAM44 | Row36 | RAM44 |  |
| COM37 | Row37 | RAM37 | Row45 | RAM45 | Row37 | RAM45 | Row37 | RAM37 | Row45 | RAM45 | Row37 | RAM45 |  |
| COM38 | Row38 | RAM38 | Row46 | RAM46 | Row38 | RAM46 | Row38 | RAM38 | Row46 | RAM46 | Row38 | RAM46 |  |
| COM39 | Row39 | RAM39 | Row47 | RAM47 | Row39 | RAM47 | Row39 | RAM39 | Row47 | RAM47 | Row39 | RAM47 |  |
| COM40 | Row40 | RAM40 | Row48 | RAM48 | Row40 | RAM48 | Row40 | RAM40 | Row48 | RAM48 | Row40 | RAM48 |  |
| COM41 | Row41 | RAM41 | Row49 | RAM49 | Row41 | RAM49 | Row41 | RAM41 | Row49 | RAM49 | Row41 | RAM49 |  |
| COM42 | Row42 | RAM42 | Row50 | RAM50 | Row42 | RAM50 | Row42 | RAM42 | Row50 | RAM50 | Row42 | RAM50 |  |
| COM43 | Row43 | RAM43 | Row51 | RAM51 | Row43 | RAM51 | Row43 | RAM43 | Row51 | RAM51 | Row43 | RAM51 |  |
| COM44 | Row44 | RAM44 | Row52 | RAM52 | Row44 | RAM52 | Row44 | RAM44 | Row52 | RAM52 | Row44 | RAM52 |  |
| COM45 | Row45 | RAM45 | Row53 | RAM53 | Row45 | RAM53 | Row45 | RAM45 | Row53 | RAM53 | Row45 | RAM53 |  |
| COM46 | Row46 | RAM46 | Row54 | RAM54 | Row46 | RAM54 | Row46 | RAM46 | Row54 | RAM54 | Row46 | RAM54 |  |
| COM47 | Row47 | RAM47 | Row55 | RAM55 | Row47 | RAM55 | Row47 | RAM47 | Row55 | RAM55 | Row47 | RAM55 |  |
| COM48 | Row48 | RAM48 | Row56 | RAM56 | Row48 | RAM56 | Row48 | RAM48 | Row56 | RAM56 | Row48 | RAM56 |  |
| COM49 | Row49 | RAM49 | Row57 | RAM57 | Row49 | RAM57 | Row49 | RAM49 | Row57 | RAM57 | Row49 | RAM57 |  |
| COM50 | Row50 | RAM50 | Row58 | RAM58 | Row50 | RAM58 | Row50 | RAM50 | Row58 | RAM58 | Row50 | RAM58 |  |
| COM51 | Row51 | RAM51 | Row59 | RAM59 | Row51 | RAM59 | Row51 | RAM51 | Row59 | RAM59 | Row51 | RAM59 |  |
| COM52 | Row52 | RAM52 | Row60 | RAM60 | Row52 | RAM60 | Row52 | RAM52 | Row60 | RAM60 | Row52 | RAM60 |  |
| COM53 | Row53 | RAM53 | Row61 | RAM61 | Row53 | RAM61 | Row53 | RAM53 | Row61 | RAM61 | Row53 | RAM61 |  |
| COM54 | Row54 | RAM54 | Row62 | RAM62 | Row54 | RAM62 | Row54 | RAM54 | Row62 | RAM62 | Row54 | RAM62 |  |
| COM55 | Row55 | RAM55 | Row63 | RAM63 | Row55 | RAM63 | Row55 | RAM55 | Row63 | RAM63 | Row55 | RAM63 |  |
| COM56 | Row56 | RAM56 | Row64 | RAM64 | Row56 | RAM64 | Row56 | RAM56 | Row64 | RAM64 | Row56 | RAM64 |  |
| COM57 | Row57 | RAM57 | Row65 | RAM65 | Row57 | RAM65 | Row57 | RAM57 | Row65 | RAM65 | Row57 | RAM65 |  |
| COM58 | Row58 | RAM58 | Row66 | RAM66 | Row58 | RAM66 | Row58 | RAM58 | Row66 | RAM66 | Row58 | RAM66 |  |
| COM59 | Row59 | RAM59 | Row67 | RAM67 | Row59 | RAM67 | Row59 | RAM59 | Row67 | RAM67 | Row59 | RAM67 |  |
| COM60 | Row60 | RAM60 | Row68 | RAM68 | Row60 | RAM68 | Row60 | RAM60 | Row68 | RAM68 | Row60 | RAM68 |  |
| COM61 | Row61 | RAM61 | Row69 | RAM69 | Row61 | RAM69 | Row61 | RAM61 | Row69 | RAM69 | Row61 | RAM69 |  |
| COM62 | Row62 | RAM62 | Row70 | RAM70 | Row62 | RAM70 | Row62 | RAM62 | Row70 | RAM70 | Row62 | RAM70 |  |
| COM63 | Row63 | RAM63 | Row71 | RAM71 | Row63 | RAM71 | Row63 | RAM63 | Row71 | RAM71 | Row63 | RAM71 |  |



Table 2-2: Example of Set Display Offset and Display Start Line with Remap


|  | Output |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Set MUX ratio(A8h) |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | COM Normal / Remapped (COh / C8h) |
| Hardw are |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Display offset (D3h) |
| pin name |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Display start line (A2h) |
| COM73 | Row22 | RAM22 | Row 30 | RAM30 | Row 22 | RAM30 | Row6 | RAM6 | Row 14 | RAM14 | Row6 | RAM14 | Row 14 | RAM30 |  |
| COM74 | Row 21 | RAM21 | Row 29 | RAM29 | Row 21 | RAM29 | Row 5 | RAM5 | Row 13 | RAM13 | Row 5 | RAM13 | Row 13 | RAM29 |  |
| COM75 | Row 20 | RAM20 | Row 28 | RAM28 | Row 20 | RAM28 | Row 4 | RAM4 | Row 12 | RAM12 | Row 4 | RAM12 | Row 12 | RAM28 |  |
| COM76 | Row 19 | RAM19 | Row 27 | RAM27 | Row 19 | RAM27 | Row 3 | RAM3 | Row 11 | RAM11 | Row 3 | RAM11 | Row 11 | RAM27 |  |
| COM77 | Row 18 | RAM18 | Row 26 | RAM26 | Row 18 | RAM26 | Row 2 | RAM2 | Row 10 | RAM10 | Row 2 | RAM10 | Row 10 | RAM26 |  |
| COM78 | Row 17 | RAM17 | Row 25 | RAM25 | Row 17 | RAM25 | Row 1 | RAM1 | Row 9 | RAM9 | Row 1 | RAM9 | Row 9 | RAM25 |  |
| COM79 | Row 16 | RAM16 | Row 24 | RAM24 | Row 16 | RAM24 | Row 0 | RAMO | Row 8 | RAM8 | Row 0 | RAM8 | Row 8 | RAM24 |  |
| COM80 | Row 15 | RAM15 | Row 23 | RAM23 | Row 15 | RAM23 | - | - | Row 7 | RAM7 | - | - | Row 7 | RAM23 |  |
| COM81 | Row 14 | RAM14 | Row 22 | RAM22 | Row 14 | RAM22 | - | - | Row 6 | RAM6 | - | - | Row 6 | RAM22 |  |
| COM82 | Row 13 | RAM13 | Row 21 | RAM21 | Row 13 | RAM21 | - | - | Row 5 | RAM5 | - | - | Row 5 | RAM21 |  |
| COM83 | Row 12 | RAM12 | Row 20 | RAM20 | Row 12 | RAM20 | - | - | Row 4 | RAM4 | - | - | Row 4 | RAM20 |  |
| COM84 | Row 11 | RAM11 | Row 19 | RAM19 | Row 11 | RAM19 | - | - | Row 3 | RAM3 | - | - | Row 3 | RAM19 |  |
| COM85 | Row 10 | RAM10 | Row 18 | RAM18 | Row 10 | RAM18 | - | - | Row 2 | RAM2 | - | - | Row 2 | RAM18 |  |
| COM86 | Row9 | RAM9 | Row 17 | RAM17 | Row 9 | RAM17 | - | - | Row 1 | RAM1 | - | - | Row 1 | RAM17 |  |
| COM87 | Row 8 | RAM8 | Row 16 | RAM16 | Row 8 | RAM16 | - | - | Row 0 | RAMO | - | - | Row 0 | RAM16 |  |
| COM88 | Row 7 | RAM7 | Row 15 | RAM15 | Row 7 | RAM15 | - | - | - | - | - | - |  |  |  |
| COM89 | Row6 | RAM6 | Row 14 | RAM14 | Row 6 | RAM14 | - | - | - | - | - | - | - | - |  |
| COM90 | Row5 | RAM5 | Row 13 | RAM13 | Row 5 | RAM13 | - | - | - | - | - | - | - | - |  |
| COM91 | Row 4 | RAM4 | Row 12 | RAM12 | Row 4 | RAM12 | - | - | - | - | - | - | - | - |  |
| COM92 | Row 3 | RAM3 | Row 11 | RAM11 | Row 3 | RAM11 | - | - | - | - | - |  | - | - |  |
| COM93 | Row 2 | RAM2 | Row 10 | RAM10 | Row 2 | RAM10 | - | - | - |  |  | - | - |  |  |
| COM94 | Row 1 | RAM1 | Row 9 | RAM9 | Row 1 | RAM9 | - | - | - |  |  |  | - |  |  |
| COM95 | Row 0 | RAMO | Row 8 | RAM8 | Row 0 | RAM8 | - | - |  |  |  | - |  |  |  |
| Display examples |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


(a)

(e)

(b)

(f)

(c)

(g)

(d)

(RAM)

### 2.1.18 Set Display Clock Divide Ratio/ Oscillator Frequency (D5h)

This command consists of two functions:

- Display Clock Divide Ratio (D) (A[3:0])

Set the divide ratio to generate DCLK (Display Clock) from CLK. The divide ratio is from 1 to 256, with reset value $=0000 \mathrm{~b}$. Please refer to section 7.3 for the details relationship of DCLK and CLK.

- Oscillator Frequency (A[7:4])

Program the oscillator frequency Fosc that is the source of CLK if CLS pin is pulled high. The 4-bit value results in 16 different frequency settings available as shown below. The default setting is 0000b.

### 2.1.19 Set Pre-charge Period (D9h)

This command is used to set the duration of the pre-charge period. The interval is counted in number of DCLK, where RESET equals to 2 DCLKs.

### 2.1.20 Set SEG Pins Hardware Configuration (DAh)

This command sets the SEG signals pin configuration to match the OLED panel hardware layout. SEG Odd / Even (Left / Right) and Top / Bottom connections are software selectable, thus there are total of 8 cases and they are shown on the followings:

Table 2-3 : SEG Pins Hardware Configuration

| Case <br> no. | Oddeven (1) / Sequential (0) <br> Command : DAh -> A[4] | SEG Remap <br> Command : A0h / A1h | Left / Right Swap <br> Command : DAh -> A[5] | Remark |
| :--- | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 |  |
| 2 | 0 | 0 | 1 |  |
| 3 | 0 | 1 | 0 |  |
| 4 | 0 | 1 | 1 |  |
| 5 | 1 | 0 | 0 | Default |
| 6 | 1 | 0 | 1 |  |
| 7 | 1 | 1 | 0 | 1 |
| 8 | 1 | 1 | 1 |  |


(1) Sequential SEG

(2) Sequential SEG \& left / right


Note:
${ }^{(1)}$ The above eight figures are all with bump pads being faced up.

### 2.1.21 Set $\mathbf{V}_{\text {сомн }}$ Deselect Level (DBh)

This command adjusts the VCOMH regulator output. Please refer Table 1-1 for details.

### 2.1.22 NOP (E3h)

No Operation Command.

### 2.1.23 Set Command Lock (FDh)

This double byte command is used to lock the OLED driver IC from accepting any command except itself. After entering FDh $16 \mathrm{~h}(\mathrm{~A}[2]=1 \mathrm{~b})$, the OLED driver IC will not respond to any newly-entered command (except FDh 12h A[2]=0b) and there will be no memory access. This is called "Lock" state. That means the OLED driver IC ignore all the commands (except FDh 12h A[2]=0b) during the "Lock" state.

Entering FDh $12 \mathrm{~h}(\mathrm{~A}[2]=0 \mathrm{~b})$ can unlock the OLED driver IC. That means the driver IC resumes from the "Lock" state, and the driver IC will then respond to the command and memory access.

## 2．2 Graphic Acceleration Command

## 2．2．1 Horizontal Scroll Setup（26h／27h）

This command consists of seven consecutive bytes to set up the horizontal scroll parameters and determines the scrolling start page，end page，scrolling speed，start column and end column．

Before issuing this command the horizontal scroll must be deactivated（2Eh）．Otherwise，RAM content may be corrupted．

The SSD1317 horizontal scroll is designed for 128 columns scrolling．The following figures（Figure 2－7， Figure 2－8，and Figure 2－9）show the examples of using the horizontal scroll：

Figure 2－7 ：Horizontal scroll example：Scroll RIGHT by 1 column

| Original Setting | $\begin{aligned} & \text { O} \\ & \text { H } \\ & \text { N } \end{aligned}$ | $\begin{aligned} & \text { U } \\ & \text { H } \end{aligned}$ | $\begin{aligned} & \text { O} \\ & \text { Han } \end{aligned}$ | $\begin{aligned} & \text { Oi} \\ & \text { Han } \end{aligned}$ | $\begin{aligned} & \text { U } \\ & \text { U } \\ & \text { n } \end{aligned}$ | $\begin{aligned} & \text { n } \\ & \text { M } \end{aligned}$ | ： | ： |  | $\begin{aligned} & \text { N} \\ & \text { U } \\ & \text { H } \end{aligned}$ | $\begin{aligned} & \text { N} \\ & \text { U } \\ & \text { W్ } \end{aligned}$ | J U U $\sim$ | $\begin{aligned} & \text { N } \\ & \text { U } \\ & \text { H/n } \end{aligned}$ | $\begin{aligned} & 0 \\ & \underset{\sim}{u} \\ & \text { H } \end{aligned}$ | N U Un |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| After one scroll step | $\begin{aligned} & \text { N } \\ & \text { U } \\ & \text { H } \end{aligned}$ | $\begin{aligned} & \text { O} \\ & \text { His } \end{aligned}$ | $\begin{aligned} & \text { U } \\ & \text { Hun } \end{aligned}$ | $\begin{aligned} & \underset{Y}{\text { Mn }} \end{aligned}$ | $\begin{aligned} & \text { U్} \\ & \text { H్N } \end{aligned}$ | $\begin{aligned} & \text { U } \\ & \text { 男 } \end{aligned}$ |  |  |  | $\begin{aligned} & \widetilde{\mathrm{I}} \\ & \text { UW} \\ & \text { W } \end{aligned}$ | $\begin{aligned} & \text { N } \\ & \text { U } \\ & \sim \end{aligned}$ | 0 0 Un n | $\begin{aligned} & \text { さ } \\ & \text { U } \\ & \text { 菏 } \end{aligned}$ | $\begin{aligned} & \text { N } \\ & \text { U } \\ & \text { H } \end{aligned}$ | N N Un |

Figure 2－8 ：Horizontal scroll example：Scroll LEFT by 1 column

| Original <br> Setting | O |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Mn |  |
| N |  |

Figure 2－9 ：Horizontal scrolling setup example


### 2.2.2 Continuous Vertical and Horizontal Scroll Setup (29h/2Ah)

This command consists of seven consecutive bytes to set up the continuous vertical scroll parameters and determine the scrolling start page, end page, start column, end column, scrolling speed, horizontal and vertical scrolling offset.

If the vertical scrolling offset byte $\mathrm{E}[3: 0]$ of command $29 \mathrm{~h} / 2 \mathrm{Ah}$ is set to zero, then only horizontal scrolling is performed (like command 26/27h). On the other hand, if the number of column scroll offset byte $A[0]$ is set to zero, then only vertical scrolling is performed.

Continuous diagonal (horizontal + vertical) scrolling would be enabled if both $\mathrm{A}[0]$ and $\mathrm{E}[3: 0]$ are set to be non-zero, whereas full column diagonal scrolling mode is suggested by setting $\mathrm{F}[6: 0]=00 \mathrm{~h}$ and $\mathrm{G}[6: 0]=7 \mathrm{Fh}$.

Before issuing this command the scroll must be deactivated (2Eh), or otherwise, RAM content may be corrupted. The following figure (Figure 2-10) show the examples of using the continuous vertical and horizontal scroll.

Figure 2-10 : Continuous Vertical and Horizontal scrolling setup example


### 2.2.3 Deactivate Scroll (2Eh)

This command stops the motion of scrolling. After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.

### 2.2.4 Activate Scroll (2Fh)

This command starts the motion of scrolling and should only be issued after the scroll setup parameters have been defined by the scrolling setup commands: $26 \mathrm{~h} / 27 \mathrm{~h} / 29 \mathrm{~h} / 2 \mathrm{Ah}$. The setting in the latest scrolling setup command overwrites the setting in the previous scrolling setup command.

The following actions are prohibited after the scrolling is activated

1. RAM access (Data write or read)
2. Changing the horizontal scroll setup parameters

### 2.2.5 Set Vertical Scroll Area (A3h)

This command consists of 3 consecutive bytes to set up the vertical scroll area. For the continuous vertical scroll function (command 29h / 2 Ah ), the number of rows in the vertical scroll area can be set smaller than or equating to the MUX ratio. Figure 2-11 shows a vertical scrolling example with different settings in vertical scroll area.

Figure 2-11 : Vertical scroll area setup examples

Start page address

### 2.3 Advance Graphic Acceleration Command

### 2.3.1 Content Scroll Setup (2Ch/2Dh)

This command consists of seven consecutive bytes to set up the horizontal scroll parameters and determine the scrolling start page, end page, start column and end column. One column will be scrolled horizontally by sending the setting of command $2 \mathrm{Ch} / 2 \mathrm{Dh}$ once.

When command 2Ch / 2Dh are sent consecutively, a delay time of $2 /$ FrameFreq must be set. Figure 2-12 shown an example of using 2Dh "Content Scroll Setup" command for horizontal scrolling to left with infinite content update. In there, "Col" means the graphic display data RAM column.

Figure 2-12: Content Scrolling example (2Dh, Left Horizontal Scroll by one column)


By using command $2 \mathrm{Ch} / 2 \mathrm{Dh}$, RAM contents are scrolled and updated by one column. Table 2-4 is an example of content scrolling setting of SSD1317 (eg. scrolling window of 4 pages). The values of registers depend on different conditions and applications.

Table 2-4 : Content Scrolling software flow example (Page addressing mode - command 20h, 02h)

| Step | Action | D/C\# | Code | Remarks |
| :---: | :---: | :---: | :---: | :---: |
|  | For i= 1 to n | - | - | Create "For loop" for infinite content scrolling |
|  |  |  |  |  |
| 2 | Set Content scrolling command (scrolling window : Page 0 to 3 , Col 8 to Col 120) | 0 | 2Dh | Left Horizontal Scroll by one column |
|  |  | 0 | 00h | A[7:0] : Dummy byte (Set as 00h) |
|  |  | 0 | 00h | B[3:0] : Define start page address |
|  |  | 0 | 01h | C[7:0] : Dummy byte (Set as 01h) |
|  |  | 0 | 03h | D 3:0] : Define end page address |
|  |  | 0 | 00h | E[7:0] : Dummy byte (Set as 00h) |
|  |  | 0 | 08h | F[6:0]: Define start column address |
|  |  | 0 | 78h | G[6:0] : Define end column address |
|  |  | 0 |  |  |
| 3 | Add Delay time of 2/FrameFreq |  |  | E.g. Delay 20 ms if frame freq $\approx 100 \mathrm{~Hz}$ |
|  |  |  |  |  |
| 4 | Write RAM on the beginning column of the scrolling window |  |  |  |
|  | Write RAM on (Page0, Col 120) Content update in beginning column) | 0 | B0h | Set Page Start Address for Page Addressing Mode |
|  |  | 0 | 17h | Set Higher Column Start Address for Page Addressing Mode |
|  |  | 0 | 08h | Set Lower Column Start Address for Page Addressing Mode |
|  |  | 1 | - | Write data to fill the RAM |
|  | Write RAM on (Page1, Col 120) Content update in beginning column) | 0 | B1h | Set Page Start Address for Page Addressing Mode |
|  |  | 0 | 17h | Set Higher Column Start Address for Page Addressing Mode |
|  |  | 0 | 08h | Set Lower Column Start Address for Page Addressing Mode |
|  |  | 1 | - | Write data to fill the RAM |
|  | Write RAM on (Page2, Col 120) Content update in beginning column) | 0 | B2h | Set Page Start Address for Page Addressing Mode |
|  |  | 0 | 17h | Set Higher Column Start Address for Page Addressing Mode |
|  |  | 0 | 08h | Set Lower Column Start Address for Page Addressing Mode |
|  |  | 1 | - | Write data to fill the RAM |
|  | Write RAM on (Page3, Col 120) Content update in beginning column) | 0 | B3h | Set Page Start Address for Page Addressing Mode |
|  |  | 0 | 17h | Set Higher Column Start Address for Page Addressing Mode |
|  |  | 0 | 08h | Set Lower Column Start Address for Page Addressing Mode |
|  |  | 1 | - | Write data to fill the RAM |
|  |  |  |  |  |
| 5 | i=i+1 | - | - | Go to next "For loop" |
|  | Delay timing | - | - | Set time interval between each scroll step if necessary |
|  | End |  |  |  |

There are 3 different memory addressing mode in SSD1317: page addressing mode, horizontal addressing mode and vertical addressing mode and it is selected by command 20 h . Table 2-4 is an example of content scrolling software flow under page addressing mode, while vertical addressing mode example is shown in below Table 2-5.

Table 2-5 : Content Scrolling setting example (Vertical addressing mode - command 20h, 01h )

| Step | Action | D/C\# | Code | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 1 | For i= 1 to n | - | - | Create "For loop" for infinite content scrolling |
| 2 | Set Content scrolling command (scrolling window : Page 0 to 3, Col 8 to Col 120 ) | 0 | 2Dh | Left Horizontal Scroll by one column |
|  |  | 0 | 00h | A[6:0] : Dummy byte (Set as 00h) |
|  |  | 0 | 00h | B[3:0] : Define start page address |
|  |  | 0 | 01h | C[2:0]: Dummy byte (Set as 01h) |
|  |  | 0 | 03h | $\mathrm{D}[3: 0]$ : Define end page address |
|  |  | 0 | 00h | E [6:0] : Dummy byte (Set as 00h) |
|  |  | 0 | 08h | F[6:0] : Define start column address |
|  |  | 0 | 78h | G[6:0] : Define end column address |
|  |  |  |  |  |
| 3 | Add Delay time of 2/FrameFreq | - | - | E.g. Delay 20 ms if frame freq $\approx 100 \mathrm{~Hz}$ |
|  |  |  |  | , |
| 4 | Write RAM on the beginning column of the scrolling window (Page 0 to 3 , Col 120) <br> (Content update in beginning column) | 0 | 21h | Set Column address |
|  |  | 0 | 78h | Set column start address for Vertical Addressing Mode |
|  |  | 0 | 78 h | Set column end address for Vertical Addressing Mode |
|  |  | 0 | 22h | Set Page address |
|  |  | 0 | 00h | Set start page address for Vertical Addressing Mode |
|  |  | 0 | 03h | Set end page address for Vertical Addressing Mode |
|  |  | 1 | - | Write data to fill the RAM |
|  |  |  |  |  |
| 5 | i=i+1 | - | - | Go to next "For loop" |
|  | Delay timing | - |  | Set time interval between each scroll step if necessary |
|  | End |  | , |  |

