



SeeYA 0.72inch Micro-OLED (1920×1200RGB)

Preliminary Specification

Model Name: SY072WCM06

SeeYA Confidential



Revision

Attachment is the exclusive property of SeeYA and shall not be reproduced or copied or transformed to any other format without prior permission of SeeYA. Please handle the information based on Non-Disclosure Agreement.



Contents

1. General Description	4
2. General Feature	5
3. Optical Specification	6
4. Pixel Array.....	7
5. System Block.....	8
6. Module Diagram.....	9
7. Pin Description	10
7.1 Pin Description.....	10
7.2 Application circuit.....	12
8. Electrical Characteristics.....	13
8.1 Absolute Maximum Ratings	13
8.2 DC Characteristic.....	13
8.3 DSI DC/AC Characteristic.....	14
8.4 Timing Characteristics	16
8.5 Reset Timing Characteristics	18
9. Power Sequence.....	20
10.Interface	21
10.1 I2C Interface	21
10.2 MIPI Interface	21
11.USER COMMAND.....	23
Command list: Page FF	23
SWRESET: Software Reset (01h).....	24
RDDPM: Read Display Power Mode (0Ah)	25
RDDMADCTL: Read Display MADCTL (0Bh)	26
RDDIM: Read Display Image Mode (0Dh).....	27
SLPIN: Enter Sleep In Mode (10h)	28
SLPOUT: Exit Sleep in Mode (11h).....	29
INVOFF: Display Inversion Off (20h)	30
INVON: Display Inversion On (21h).....	31
DISPOFF: Display Off (28h)	32
DISPON: Display On (29h).....	33
TEOFF: Tearing Effect Line OFF (34h)	34
TEON: Tearing Effect Line ON (35h).....	35
MADCTL: Set Address Mode (36h)	36
IDMOFF: Idle Mode Off (38h)	38
IDMON: Idle Mode On (39h).....	39
STESL: Set Tear Scanline (44h)	41
RDDDBS: Read DDB Start (A1h)	42
PAGESEL: Page Select (FFh).....	44
12.Reliability	45
13.Handling Precautions	45
14.Packing	47
TBD	47



1. General Description

This display is a 0.72inch diagonal, 1920(RGB) × 1200 dots active-matrix color OLED panel module based on single-crystal silicon transistors. This panel integrates panel driver and logic driver, and realizes small size, light weight, low power consumption and high resolution.

Applications: View finders, Head mounted displays, etc.

- 1920 x 1200 Real RGB Resolution
- Frame rate: 1920 x 1200 up to 70Hz
- Normal operation supports full color mode: 16.7M colors (24-bit 8(R):8(G):8(B))
- Interface
 - MIPI + I2C
 - MIPI DSI (Display Serial Interface) with 4 lanes, 1.2Gbps/Lane
 - Support MIPI DSI Video mode: non-burst mode with sync pulse and non-burst mode with sync event
 - Support Multi resolution:1920x1200(16:10), 1920x1080(16:9), 1600x1200(4:3), 1280x1024(5:4) , 1280x720(16:9) , 1024x768(4:3)
- Vertical/Horizontal scan direction control
- Orbit supported
- Wide range Brightness adjustment
- Normal/Rolling/Dimming mode
- Temperature compensation
- Power input: ELVDD(5.5v), ELVSS(-5v), VDDI(1.8v)



2. General Feature

Item	Specification
Resolution	1920(H) x 1200 (V)
Number of dots	6.912M (1920x1200x3)
Pixel Size	8.1μm x 8.1μm
Pixel Arrangement	RGB π type
Useable Display Area	15.552mm x 9.72mm / 0.72" diagonal
Luminance	2000
Contrast Ratio	100,000:1 typical
Uniformity	> 85%
Power Consumption	900mW
Gray Levels	256
Interface	MIPi (1port D-PHY)
Frame Rate	50Hz~70Hz
Weight	TBD
Operating Temperature	-20°C to +70°C
Storage Temperature	-40°C to +80°C



3. Optical Specification

Tpanel=30°C	Parameter	Min.	Typ.	Max.	Unit
Brightness		1600	2000	2400	cd/m2
CR	white to Black Contrast Ratio	50,000:1	100,000:1		
Uniformity	End to end large-area uniformity	85			%
CIE Red	CIE-x	0.62	0.65	0.68	
	CIE-y	0.30	0.33	0.36	
CIE Green	CIE-x	0.205	0.24	0.275	
	CIE-y	0.66	0.69	0.72	
CIE Blue	CIE-x	0.12	0.15	0.18	
	CIE-y	0.04	0.07	0.10	
CIE White	CIE-x	0.285	0.30	0.315	
	CIE-y	0.305	0.32	0.335	
DCI-P3			90%		
Frame rate		50		70	Hz
Power consumption			900	1100	mW

Note1: If there is no specified, the specification of optical is specified at 30 degrees Celsius.

Note2: Definition of optical measurement system.

The optical characteristics should be measured in dark room. Brightness is measured as peak luminance at full white pattern (Gray level=255 with 8bits color depth);




Fig.1

Note3: Definition of Uniformity at gray level255(8bits color depth) and 100%duty emission.

Active area is divided into 9 measuring areas (Refer Fig. 2). Every measuring point is placed at the center of each measuring area.


$$\text{Luminance Uniformity (U)} = \frac{\text{Lmin}}{\text{Lmax}}$$

L-----Active area length; W----- Active area width




Lmax: The measured maximum luminance of all measurement position.

Lmin: The measured minimum luminance of all measurement position.




4. Pixel Array






5. System Block





6. Module Diagram





7. Pin Description

7.1 Pin Description

Pin No.	Symbol	Type	Description																																																																																																																						
1	ELVSS	Power	Power supply for OLED cell. Connect a Schottky diode to GND.																																																																																																																						
2	RE	Output	OLED Reset Power supply. Connect a capacitor for stabilization.																																																																																																																						
3	VGL	Output	Regulator for GOA. Connect a capacitor for stabilization. Connect a Schottky diode to GND.																																																																																																																						
4	VSUB_N	Output	Regulator for pixel NMOS sub. Connect a capacitor for stabilization. Connect a Schottky diode to GND.																																																																																																																						
5	VGH	Output	Regulator for GOA. Connect a capacitor for stabilization.																																																																																																																						
6	GVDD_P	Output	Regulator output for Pixel analog system positive power. Connect a capacitor for stabilization.																																																																																																																						
7	AVEE_S	Output	Regulator for source. Connect a capacitor for stabilization. Connect a Schottky diode to GND.																																																																																																																						
8	ELVDD	Power	Power supply for OLED cell. Connect a capacitor for stabilization.																																																																																																																						
9	GVDD_S	Output	Regulator output for source analog system positive power. Connect a capacitor for stabilization.																																																																																																																						
10	RED	Output	Test pin, please Open.																																																																																																																						
11	GREEN	Output	Test pin, please Open.																																																																																																																						
12	VDDI	Power	Power supply for D-PHY, DSI and digital part. Connect a capacitor for stabilization.																																																																																																																						
13	ELVSS	Power	Power supply for OLED cell. Connect a Schottky diode to GND.																																																																																																																						
14	ELVEE	Power	Power supply for OLED cell. Connect a capacitor for stabilization. Connect a Schottky diode to GND.																																																																																																																						
15	GND	Power	System GND for internal digital/analog system.																																																																																																																						
16	DVDD	Output	Regulator output for logic digital system positive power. Connect a capacitor for stabilization.																																																																																																																						
17	ELVDD	Power	Power supply for OLED cell. Connect a capacitor for stabilization.																																																																																																																						
18	VBIAS	Output	Connect a capacitor for stabilization.																																																																																																																						
19	GVDD	Output	Regulator output for GAMMA analog system positive power. Connect a capacitor for stabilization.																																																																																																																						
20	SDA/LSW<0>	Input/Output	IM<0>=0, data input/output for I2C; IM<0>=1, used as LSW<0>																																																																																																																						
21	SCL/LSW<1>	Input	IM<0>=0, serial clock for I2C; IM<0>=1, used as LSW<1>																																																																																																																						
22	IM<0>	Input	Use to select the interface type																																																																																																																						
			<table border="1"> <thead> <tr> <th>IM<0></th> <th>Command</th> <th>Display Data</th> </tr> </thead> <tbody> <tr> <td>0V</td> <td>I2C</td> <td>MIPI</td> </tr> <tr> <td>1.8V</td> <td>MIPI</td> <td>MIPI</td> </tr> </tbody> </table>	IM<0>	Command	Display Data	0V	I2C	MIPI	1.8V	MIPI	MIPI																																																																																																													
IM<0>	Command	Display Data																																																																																																																							
0V	I2C	MIPI																																																																																																																							
1.8V	MIPI	MIPI																																																																																																																							
23	CP_TST_1(TE)	Output	Test pin for debug signal.																																																																																																																						
24	PWREN	Output	Keep it open.																																																																																																																						
25	RSTN	Input	This signal will reset the device and must be applied to properly Initialize the chip. Signal is active low.																																																																																																																						
26	PNSWAP	Input	When use MIPI interface, it is used as MIPI lane P/N SWAP.																																																																																																																						
			<table border="1"> <thead> <tr> <th>Pin Name</th> <th>DP2</th> <th>DN2</th> <th>DP1</th> <th>DN1</th> <th>CKP</th> <th>CKN</th> <th>DP0</th> <th>DN0</th> <th>DP3</th> <th>DN3</th> </tr> </thead> <tbody> <tr> <td>LSW<1:0>=00, PSW=1</td> <td>D3+</td> <td>D3-</td> <td>D2+</td> <td>D2-</td> <td>CLK+</td> <td>CLK-</td> <td>D1+</td> <td>D1-</td> <td>D0+</td> <td>D0-</td> </tr> <tr> <td>LSW<1:0>=00, PSW=0</td> <td>D3-</td> <td>D3+</td> <td>D2-</td> <td>D2+</td> <td>CLK-</td> <td>CLK+</td> <td>D1-</td> <td>D1+</td> <td>D0-</td> <td>D0+</td> </tr> <tr> <td>LSW<1:0>=01, PSW=1</td> <td>D3+</td> <td>D3-</td> <td>D0+</td> <td>D0-</td> <td>CLK+</td> <td>CLK-</td> <td>D1+</td> <td>D1-</td> <td>D2+</td> <td>D2-</td> </tr> <tr> <td>LSW<1:0>=01, PSW=0</td> <td>D3-</td> <td>D3+</td> <td>D0-</td> <td>D0+</td> <td>CLK-</td> <td>CLK+</td> <td>D1-</td> <td>D1+</td> <td>D2-</td> <td>D2+</td> </tr> <tr> <td>LSW<1:0>=10, PSW=1</td> <td>D0+</td> <td>D0-</td> <td>D1+</td> <td>D1-</td> <td>CLK+</td> <td>CLK-</td> <td>D2+</td> <td>D2-</td> <td>D3+</td> <td>D3-</td> </tr> <tr> <td>LSW<1:0>=10, PSW=0</td> <td>D0-</td> <td>D0+</td> <td>D1-</td> <td>D1+</td> <td>CLK-</td> <td>CLK+</td> <td>D2-</td> <td>D2+</td> <td>D3-</td> <td>D3+</td> </tr> <tr> <td>LSW<1:0>=11, PSW=1</td> <td>D2+</td> <td>D2-</td> <td>D1+</td> <td>D1-</td> <td>CLK+</td> <td>CLK-</td> <td>D0+</td> <td>D0-</td> <td>D3+</td> <td>D3-</td> </tr> <tr> <td></td> </tr> <tr> <td></td> </tr> <tr> <td></td> </tr> </tbody> </table>	Pin Name	DP2	DN2	DP1	DN1	CKP	CKN	DP0	DN0	DP3	DN3	LSW<1:0>=00, PSW=1	D3+	D3-	D2+	D2-	CLK+	CLK-	D1+	D1-	D0+	D0-	LSW<1:0>=00, PSW=0	D3-	D3+	D2-	D2+	CLK-	CLK+	D1-	D1+	D0-	D0+	LSW<1:0>=01, PSW=1	D3+	D3-	D0+	D0-	CLK+	CLK-	D1+	D1-	D2+	D2-	LSW<1:0>=01, PSW=0	D3-	D3+	D0-	D0+	CLK-	CLK+	D1-	D1+	D2-	D2+	LSW<1:0>=10, PSW=1	D0+	D0-	D1+	D1-	CLK+	CLK-	D2+	D2-	D3+	D3-	LSW<1:0>=10, PSW=0	D0-	D0+	D1-	D1+	CLK-	CLK+	D2-	D2+	D3-	D3+	LSW<1:0>=11, PSW=1	D2+	D2-	D1+	D1-	CLK+	CLK-	D0+	D0-	D3+	D3-																														
Pin Name	DP2	DN2	DP1	DN1	CKP	CKN	DP0	DN0	DP3	DN3																																																																																																															
LSW<1:0>=00, PSW=1	D3+	D3-	D2+	D2-	CLK+	CLK-	D1+	D1-	D0+	D0-																																																																																																															
LSW<1:0>=00, PSW=0	D3-	D3+	D2-	D2+	CLK-	CLK+	D1-	D1+	D0-	D0+																																																																																																															
LSW<1:0>=01, PSW=1	D3+	D3-	D0+	D0-	CLK+	CLK-	D1+	D1-	D2+	D2-																																																																																																															
LSW<1:0>=01, PSW=0	D3-	D3+	D0-	D0+	CLK-	CLK+	D1-	D1+	D2-	D2+																																																																																																															
LSW<1:0>=10, PSW=1	D0+	D0-	D1+	D1-	CLK+	CLK-	D2+	D2-	D3+	D3-																																																																																																															
LSW<1:0>=10, PSW=0	D0-	D0+	D1-	D1+	CLK-	CLK+	D2-	D2+	D3-	D3+																																																																																																															
LSW<1:0>=11, PSW=1	D2+	D2-	D1+	D1-	CLK+	CLK-	D0+	D0-	D3+	D3-																																																																																																															
When use IIC interface, it is used as device address select.																																																																																																																									
<table border="1"> <thead> <tr> <th>PNSWAP</th> <th>IIC device address</th> </tr> </thead> <tbody> <tr> <td>0V</td> <td>0x60</td> </tr> <tr> <td>1.8V</td> <td>0x62</td> </tr> </tbody> </table>	PNSWAP	IIC device address	0V	0x60	1.8V	0x62																																																																																																																			
PNSWAP	IIC device address																																																																																																																								
0V	0x60																																																																																																																								
1.8V	0x62																																																																																																																								
27	GVEE	Output	Regulator for gamma. Connect a capacitor for stabilization. Connect a Schottky diode to GND.																																																																																																																						



28	AVDD	Output	Regulator for reference. Connect a capacitor for stabilization.
29	GVDD_P	Output	Regulator output for GAMMA analog system positive power. Connect a capacitor for stabilization.
30	DVDD	Output	Regulator output for logic digital system positive power. Connect all DVDD together.
31	GND	Power	System GND for internal digital/analog system.
32	MVSS	Power	System GND for MIPI interface.
33	DP<3>	Input/Output	This pin is DSI D3+ signal if MIPI Port interface is used. DP3/N3 is differential small amplitude signals. If not used, keep it open.
34	DN<3>	Input/Output	This pin is DSI-D3- signal if MIPI Port interface is used. DP3/N3 is differential small amplitude signals. If not used, keep it open.
35	MVSS	Power	System GND for MIPI interface.
36	DP<0>	Input/Output	This pin is DSI D0+ signal if MIPI Port interface is used. DP0/N0 is differential small amplitude signals. If not used, keep it open.
37	DN<0>	Input/Output	This pin is DSI D0- signal if MIPI Port interface is used. DP0/N0 is differential small amplitude signals. If not used, keep it open.
38	MVSS	Power	System GND for MIPI interface.
39	CKP	Input	This pin is DSI CLK+ signal if MIPI Port interface is used. CKP/N is differential small amplitude signals. If not used, keep it open.
40	CKN	Input	This pin is DSI CLK- signal if MIPI Port interface is used. CKP/N is differential small amplitude signals. If not used, keep it open.
41	MVSS	Power	System GND for MIPI interface.
42	DP<1>	Input/Output	This pin is DSI D1+ signal if MIPI Port interface is used. DP1/N1 is differential small amplitude signals. If not used, keep it open.
43	DN<1>	Input/Output	This pin is DSI D1- signal if MIPI Port interface is used. DP1/N1 is differential small amplitude signals. If not used, keep it open.
44	MVSS	Power	System GND for MIPI interface.
45	DP<2>	Input/Output	This pin is DSI-D2+ differential clock signal if MIPI Port interface is used. DP2/N2 is differential small amplitude signals. If not used, keep it open.
46	DN<2>	Input/Output	This pin is DSI D2- differential clock signal if MIPI Port interface is used. DP2/N2 is differential small amplitude signals. If not used, keep it open.
47	MVSS	Power	System GND for MIPI interface.
48	MVDD	Output	Regulator output for MIPI analog system positive power. Connect a capacitor for stabilization.
49	DVDD	Output	Regulator output for logic digital system positive power. Connect a capacitor for stabilization.
50	VDDI	Power	Power supply for D-PHY, DSI and digital part. Connect a capacitor for stabilization.
51	ELVDD	Power	Power supply for OLED cell. Connect all ELVDD together.
52	ELVSS	Power	Power supply for OLED cell. Connect all ELVSS together.
53	AVEE_S	Output	Regulator for source. Connect all AVEE_S together.
54	GVDD_P	Output	Regulator output for Pixel analog system positive power. Connect all GVDD_P together.
55	VGH	Output	power supply for interface system except for MIPI interface. Connect all VGH together.
56	GVDD_S	Output	Regulator output for source analog system positive power. Connect all GVDD_S_P together.
57	GND	Power	System GND for internal digital/analog system.
58	VSUB_N	Output	Regulator for pixel NMOS sub. Connect all VSUB_N_P together.
59	VGL	Output	Regulator for GOA. Connect all VGH together.
60	RE	Output	OLED Reset Power supply. Connect all RE together.
61	ELVEE	Output	Power supply for OLED cell. Connect all ELVEE together.




7.2 Application circuit

Below table is the instruction of peripheral circuit. Regarding power supply capacitor connections, mount an appropriate capacitor for each power supply.

No.	Signal Name	Typical Value	Maximum Rated Voltage	Note
1	GVDD	Cap, 1.0uF	10V	-
2	GVDD_S	Cap, 2.2uF	10V	-
3	GVDD_P	Cap, 2.2uF	10V	-
4	ELVEE	Cap, 2.2uF Schottky Diode	10V	Schottky Diode:RB060L
5	RE	Cap, 2.2uF Schottky Diode	10V	Schottky Diode:RB060L
6	DVDD	Cap, 2.2uF	6.3V	-
7	MVDD	Cap, 1uF	6.3V	-
8	GVEE	Cap, 1uF Schottky Diode	10V	Schottky Diode:RB060L
9	VBIAS	Cap, 1uF	10V	-
10	AVEE_S	Cap, 2.2uF Schottky Diode	10V	Schottky Diode:RB060L
11	VSUB_N	Cap, 1uF Schottky Diode	10V	Schottky Diode:RB060L
12	VSUB_P	Cap, 1uF	10V	-
13	VGH	Cap, 1uF	10V	-
14	VGL	Cap, 1uF Schottky Diode	10V	Schottky Diode:RB060L
15	ELVDD	Cap, 4.7uF	10V	-
16	ELVSS	Cap, 4.7uF Schottky Diode	10V	Schottky Diode:RB060L
17	VDDI	Cap, 4.7uF	6.3V	-

Below circuit is one of typical example for reference to drive the module.



Note:

Schottky-RB060L

SDA: IM<0>=0, data input/output for I2C; IM<0>=1, used as LSW<0>

SCL: IM<0>=0, serial clock for I2C; IM<0>=1, used as LSW<1>

PNSWAP:

PNSWAP for MIPI	IIC device address
0V	0x60
1.8V	0x62



8. Electrical Characteristics

8.1 Absolute Maximum Ratings

The absolute maximum rating is listed on the below table. When this Micro-OLED product is used beyond the absolute maximum ratings, it may be permanently damaged. It is strongly recommended use this Micro-OLED product within the following specified limits for normal operation. If these electrical characteristic conditions are exceeded during normal operation, this Micro-OLED product will malfunction and cause poor reliability.

Item	Symbol	Value	Unit
Power Supply Voltage (1)	VDDI	-0.3~2	V
Power Supply Voltage (2)	ELVDD	-0.3~6.5	V
	ELVSS	-5.5~0.3	V
MIPI Differential Input	CLKP, CLKN, DATAP0, DATAN0, DATAP1, DATAN1, DATAP2, DATAN2 , DATAP3, DATAN3	1.32	V
Input Voltage of Interface	Vin	-0.3 ~ VDDI+0.3	V
Output Voltage of Interface	Vo	-0.3 ~ VDDI+0.3	V
Operating temperature	Topr	-20~70	°C
Storage temperature	Tstg	-40~80	°C

8.2 DC Characteristic

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Power & Operation Voltage						
Digital I/O Input Level @Logic High	VIH	VDDI=1.62V ~ 1.98V	0.7*VDDI	-	VDDI	V
Digital I/O Input Level @Logic Low	VIL	VDDI=1.62V ~ 1.98V	0	-	0.3*VDDI	V
Digital I/O Output Level @Logic High	VOH	Iout = -1mA	0.8*VDDI	-	VDDI	V
Digital I/O Output Level @Logic Low	VOL	Iout = +1mA	0	-	0.2*VDDI	V
Digital I/O Input leakage @Logic High	IIHD	Vin = VDDI			1	uA
Digital I/O Input leakage @Logic Low	IIID	Vin = 0	-1			uA
MIPI I/O Power Supply	MVDD	-	-	1.2	-	V
MIPI Input leakage @Logic High	IIHMD	Vin = MVDD			1	uA
MIPI Input leakage @Logic Low	IILMD	Vin = 0	-1			uA



8.3 DSI DC/AC Characteristic

8.1.1 Receiver characteristic


High speed receiver characteristic

Parameter	Description	Min	Typ.	Max	Unit
V _{CMRX(DC)}	Common-mode voltage HS receive mode	70	-	330	mV
Z _{ID}	Differential input impedance	80	100	125	Ω
V _{IDTH}	Differential input high threshold	-	-	70	mV
V _{IDTL}	Differential input low threshold	-70	-	-	mV
V _{IHHS}	Single-ended input high voltage	-	-	460	mV
V _{ILHS}	Single-ended input low voltage	-40	-	-	mV
C _{CM}	Common-mode termination	-	-	60	pF



Low power receiver characteristic

Parameter	Description	Min	Typ.	Max	Unit
V _{IH}	Logic 1 input voltage	980	-	-	mV
V _{IL}	Logic 0 input voltage, not in ULP state	-	-	550	mV
V _{IL_ULPS}	Logic 0 input voltage, ULP state	-	-	300	mV
V _{HYST}	Input hysteresis	25	-	-	mV
eSPIKE	Input pulse rejection	-	-	300	V·ps
T _{MIN-RX}	Minimum pulse width response	20	-	-	ns



8.1.2 Transmitter Characteristics



High-Speed Transmitter Characteristics


Parameter	Description	Min	Typ.	Max	Unit
V_{CMX}	HS transmit static common-mode voltage	150	200	250	mV
$ V_{OD} $	HS transmit differential voltage	140	200	270	mV
V_{OHHS}	HS output high voltage	-	-	360	mV
Z_{OS}	Single ended output impedance	40	50	62.5	Ω
t_R and t_F (note1,2)	20%-80%rise time and fall time	-	-	0.3	UI
		-	-	0.35	UI

Note:

Applicable when supporting maximum HS bitrates $\leq 1\text{Gbps}$ ($UI \geq 1\text{ns}$)Applicable when supporting maximum HS bitrates $> 1\text{Gbps}$ ($UI < 1\text{ns}$) but $\leq 1.5\text{Gbps}$ ($UI \geq 0.667\text{ns}$)

Low-Power Transmitter Characteristics

Parameter	Description	Min	Typ.	Max	Unit
V_{OH}	The output high level	1.1	1.2	1.3	V
V_{OL}	The output low level	-50	-	50	mV
Z_{OLP}	Output impedance of LP transmitter	110	-	-	Ω
V_{IHCD}	Logic1 contention threshold	450	-	-	mV
V_{ILCD}	Logic0 contention threshold	-	-	200	mV






8.4 Timing Characteristics

8.4.1 High Speed Mode Characteristics


Parameter	Symbol	Min	Typ.	Max	Unit
UI instantaneous	UIINST	1	-	3	ns
T Data to Clock Skew	T _{SKEW}	-0.15	-	0.15	UIHS
RX Data to Clock Setup Time Tolerance	T _{SETUP}	0.15	-	-	UIHS
RX Data to Clock Hold Time Tolerance	T _{HOLD}	0.15	-	-	UIHS



8.4.2 Low Power Mode Characteristics


Parameter	Description	Min	Typ.	Max	Unit
T _{LPX(M)}	Transmitted length of any Low-Power state period (MCU to display module)	50	-	-	ns
T _{LPX(D)}	Transmitted length of any Low-Power state period (display module to MCU)	50	-	-	ns
T _{TA-SURE}	Time that the new transmitter waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround	T _{LPX}	-	2*T _{LPX}	
T _{TA-GET}	Time that the new transmitter drives the Bridge state (LP-00) after accepting control during a Link Turnaround	5*T _{LPX}			
T _{TA-GO}	Time that the transmitter drives the Bridge state (LP-00) before releasing control during a Link Turnaround	4*T _{LPX}			

- Bus Turnaround from MPU to display module






- Bus Turnaround from MPU to display module




8.4.3 High Speed Mode Operation Timing Characteristics

Parameter	Description	Min	Typ.	Max	Unit
$T_{CLK-POST}$	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode. Interval is defined as the period from the end of THS-TRAIL to the beginning of TCLK-TRAIL	60ns+52*UI	-	-	ns
$T_{CLK-PRE}$	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode	8	-	-	UI
$T_{CLK-PREPARE}$	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	38	-	95	ns
$T_{CLK-SETTLE}$	Time interval during which the HS receiver should ignore any Clock Lane HS transitions, starting from the beginning of TCLK-PREPARE	95	-	300	ns
$T_{CLK-TERM_EN}$	Time for the Clock Lane receiver to enable the HS line termination, starting from the time point when Dn crosses VIL, MAX	-	-	38	ns
$T_{CLK-TRAIL}$	Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst t	60	-	-	ns
$T_{CLK-PREPARE+T_{CLK-ZERO}}$	$T_{CLK-PREPARE} +$ time that the transmitter drives the HS-0 state prior to starting the Clock	300	-	-	ns
$T_{HS-EXIT}$	Time that the transmitter drives LP-11 following a HS burst	100	-	-	ns
T_{D-TERM_EN}	Time for the Data Lane receiver to enable the HS line termination, starting from the time point when Dn crosses VIL, MAX	-	-	35ns+4*UI	ns
$T_{HS-PREPARE}$	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	40ns+4*UI	-	85ns+6*UI	ns
$T_{HS-PREPARE+T_{HS-ZERO}}$	$T_{HS-PREPARE} +$ time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence	145ns+10*UI	-	-	ns
$T_{HS-SETTLE}$	Time interval during which the HS receiver shall ignore any Data Lane HS transitions, starting from the beginning of THS-PREPARE. The HS receiver shall ignore any Data Lane transitions before the minimum value, and the HS receiver shall respond to any Data Lane transitions after the maximum value.	85ns+6*UI	-	145ns+10*UI	ns



8.4.4 I2C-Bus Interface Timing

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
I2C Clock Frequency	F_{clk}	-	-	400	kHz	
I2C Clock Low	T_{clkL}	1300	-	-	ns	
I2C Clock High	T_{clkH}	600	-	-	ns	
I2C Data Rising Time	T_{dr}	-	-	300	ns	
I2C Data Falling Time	T_{df}	-	-	300	ns	
I2C Data Setup Time	T_{dsu}	100	-	-	ns	
I2C Data Hold Time	T_{dhd}	-	-	TBD	ns	
I2C Setup Time (Start Condition)	T_{su_sta}	600	-	-	ns	
I2C Hold Time (Start Condition)	T_{hd_sta}	600	-	-	ns	
I2C Setup Time (Stop Condition)	T_{su_stp}	600	-	-	ns	
I2C Bus Free Time (Stop Condition)	T_{buf_stp}	1300	-	-	ns	




8.5 Reset Timing Characteristics

When Reset happens in Sleep-out mode, this Micro-OLED product will enter blanking sequence with the maximum time 120 msec. Then this Micro-OLED product will remain in blanking state and return \ default state. During reset



complete time (t_{RT}), data in OTP will be re-loaded and latched to internal registers. This data re-load is done every time when there is an H/W reset and completes within 20 msec after the rising edge of RESX. Therefore, it is necessary to wait at least 20 msec after releasing the RESX before sending commands. Moreover, the Sleep-out command cannot be sent in 120 msec. Spike (less than 20ns width) Rejection can also be applied during a valid reset pulse.




Reset time @VDDI=1.62V to 1.98V, Ta=-40°C to 85°C

Signal	Symbol	Parameter	Min.	Typ.	Max.	Unit	Description
RESX	t_{RW}	Reset low pulse width	15			us	
	t_{RT}	Reset Complete time			2	ms	When reset applied at sleep-in mode
					120	ms	When reset applied at sleep-out mode




9. Power Sequence

Power on sequence



Power off sequence





10. Interface

This Micro-OLED product supports MIPI interface and inter-integrated circuit interface (I2C).


IM<0>	Command Execute	Image Write
0V	I2C	MIPI
1.8V	MIPI	MIPI

10.1 I2C Interface

The I2C-bus is for bi-directional, two-line communication between different ICs or modules. The two lines are the Serial Data Line (I2C_SDA) and Serial Clock Line (I2C_SCL). Both lines must be connected to a positive power supply via pull-up resistors. Data transfer can be initiated only when the bus is not busy. The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte maybe sent. The master generates all clock pulses, including the ninth acknowledge clock pulse.

I2C-Bus Protocol

Before any data is transmitted on the I2C-bus, the device, which should respond is addressed first. The address of SY072 is 0x60 or 0x62. The slave addressing is always carried out with the first byte transmitted after the START procedure.




10.2 MIPI Interface

The Display Serial Interface (DSI) specifies the interface between a host processor and a peripheral. DSI builds on existing MIPI Alliance specifications by adopting pixel formats and command set specified in DPI-2, DBI-2 and DCS standards.



Figure shows a simplified DSI interface. DSI sends display data or commands to the peripheral, and can read back status or pixel information from the peripheral. The main difference is that DSI serializes all pixel data, commands, and events that, in traditional or legacy interfaces, are normally conveyed to and from the peripheral on a parallel data bus with additional control signals.



DSI transmitter and receiver interface



11. USER COMMAND

Command list: Page FF

Operation	Address	Parameter	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Default (Hex)
SWRESET	01	01	W									01
RDDPM	0A	01	R		Idle Mode On/Off		Sleep In/Out	1	Display On/Off			08
RDDMAD CTL	0B	01	R					RGB/BG R		Flip Horizontal	Flip Vertical	03
RDDIM	0D	01	R			Inversion On/Off						00
SLPIN	10	01	W									NA
SLPOUT	11	01	W									NA
INVOFF	20	01	W									NA
INVON	21	01	W									NA
DISPOFF	28	01	W									NA
DISPON	29	01	W									NA
TEOFF	34	01	W									NA
TEON	35	01	W								Mode	NA
MADCTL	36	01	W					RGB/BG R		Flip Horizontal	Flip Vertical	NA
IDMOFF	38	01	W									NA
IDMON	39	01	W									NA
STESL	44	01	W									NA
		02	W									NA
RDDDBS	A1	01	R					DDB1[7:0]				00
		02	R					DDB2[7:0]				72
		03	R					DDB3[7:0]				02
		04	R					DDB4[7:0]				FF
		05	R					DDB5[7:0]				FF
PAGESEL	FF	01	R/W					PAGE_SEL[7:0]				FF

**SWRESET: Software Reset (01h)**

01H	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Address	W	0	0	0	0	0	0	0	1	01	
Parameter	W	No Parameter									
Description	When the Software Reset command is written, it causes a software reset. It resets the commands and parameters to their S/W Reset default values. (See default value in each command description).										
Restriction	The host processor must wait 10 milliseconds before sending any new commands to a display module following this command. The display module updates the registers during this time. SWRESET should not be sent when the display module is not in SLPIN mode.										
Default	WRITE ONLY, N/A										
Flow Chart	<p style="text-align: center;">Legend</p> <pre>graph TD; SWRST[SWRST] --> BlankDisplay([Blank Display]); BlankDisplay --> LoadSWD[Load S/W Defaults]; LoadSWD --> SLPINMode([SLPIN Mode]); Command[Command] --> Parameter[Parameter]; Parameter --> Display[Display]; Display --> Action{Action}; Action --> Mode[Mode]; Mode --> SequentialTransfer[Sequential Transfer]; SWRST -.-> Command;</pre>										

**RDDPM: Read Display Power Mode (0Ah)**

0AH	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																													
Address	R	0	0	0	0	1	0	0	1	0A																													
Parameter	R	-	D6	D5	D4	D3	D2	-	-	08																													
Description		<p>This command indicates the current status of the display as described in the table below:</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; padding: 2px;">Bit</th><th style="text-align: left; padding: 2px;">Description</th><th style="text-align: left; padding: 2px;">Comment</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">D7</td><td style="padding: 2px;">Not Defined</td><td style="padding: 2px;">Set to '0'</td></tr> <tr> <td style="padding: 2px;">D6</td><td style="padding: 2px;">Idle Mode On/Off</td><td style="padding: 2px;">-</td></tr> <tr> <td style="padding: 2px;">D5</td><td style="padding: 2px;">Partial Mode On/Off</td><td style="padding: 2px;">Set to '0'</td></tr> <tr> <td style="padding: 2px;">D4</td><td style="padding: 2px;">Sleep In/Out</td><td style="padding: 2px;">-</td></tr> <tr> <td style="padding: 2px;">D3</td><td style="padding: 2px;">Display Normal Mode On/Off</td><td style="padding: 2px;">Set to '1'</td></tr> <tr> <td style="padding: 2px;">D2</td><td style="padding: 2px;">Display On/Off</td><td style="padding: 2px;">-</td></tr> <tr> <td style="padding: 2px;">D1</td><td style="padding: 2px;">Not Defined</td><td style="padding: 2px;">Set to '0'</td></tr> <tr> <td style="padding: 2px;">D0</td><td style="padding: 2px;">Not Defined</td><td style="padding: 2px;">Set to '0'</td></tr> </tbody> </table> <p>Bit D7 '0' Bit D6 – Idle Mode On/Off , '0' = Idle Mode Off. '1' = Idle Mode On. Bit D5 '0' Bit D4 – Sleep In/Out '0' = Sleep In Mode. '1' = Sleep Out Mode. Bit D3 '1' Bit D2 – Display On/Off '0' = Display is Off. '1' = Display is On. Bit D1 '0' Bit D0 '0'</p>		Bit	Description	Comment	D7	Not Defined	Set to '0'	D6	Idle Mode On/Off	-	D5	Partial Mode On/Off	Set to '0'	D4	Sleep In/Out	-	D3	Display Normal Mode On/Off	Set to '1'	D2	Display On/Off	-	D1	Not Defined	Set to '0'	D0	Not Defined	Set to '0'									
Bit	Description	Comment																																					
D7	Not Defined	Set to '0'																																					
D6	Idle Mode On/Off	-																																					
D5	Partial Mode On/Off	Set to '0'																																					
D4	Sleep In/Out	-																																					
D3	Display Normal Mode On/Off	Set to '1'																																					
D2	Display On/Off	-																																					
D1	Not Defined	Set to '0'																																					
D0	Not Defined	Set to '0'																																					
Restriction	N/A																																						
Default	SW Reset/HW Reset : 0Ah= 0x08																																						
Flow Chart		<pre> graph TD RDDPM[RDDPM] --> SD[Send D[7:0]] SD --> HD[Host Driver] HD --> C[Command] C --> P[Parameter] P --> D[Display] D --> A{Action} A --> M[Mode] M --> ST[Sequential Transfer] </pre> <p>Legend</p> <ul style="list-style-type: none"> RDDPM Host Driver Send D[7:0] Command Parameter Display Action Mode Sequential Transfer 																																					

**RDDMADCTL: Read Display MADCTL (0Bh)**

0BH	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Address	R	0	0	0	0	1	0	1	1	0B												
Parameter	R	-	-	-	-	D3	-	D1	D0	03												
Description	This command indicates the current status of the display as described in the table below:																					
	<table border="1"><thead><tr><th>Bit</th><th>Description</th><th>Comment</th></tr></thead><tbody><tr><td>D3</td><td>RGB/BGR Order</td><td>1=BGR, 0=RGB</td></tr><tr><td>D1</td><td>Flip Horizontal</td><td>1=Normal display 0=Flip Horizontal</td></tr><tr><td>D0</td><td>Flip Vertical</td><td>0=Normal display 1=Flip Vertical</td></tr></tbody></table>										Bit	Description	Comment	D3	RGB/BGR Order	1=BGR, 0=RGB	D1	Flip Horizontal	1=Normal display 0=Flip Horizontal	D0	Flip Vertical	0=Normal display 1=Flip Vertical
Bit	Description	Comment																				
D3	RGB/BGR Order	1=BGR, 0=RGB																				
D1	Flip Horizontal	1=Normal display 0=Flip Horizontal																				
D0	Flip Vertical	0=Normal display 1=Flip Vertical																				
Restriction	N/A																					
Default	SW Reset/HW Reset : 0Bh= 0x03																					
Flow Chart	<p style="text-align: center;">Legend</p> <pre>graph TD; RDDPM[RDDPM] --> SD[Send D[7:0]]; SD --> HD[Host Driver]; HD --> C[Command]; C --> P[Parameter]; P --> D[Display]; D --> A[Action]; A --> M[Mode]; M --> ST[Sequential Transfer]</pre>																					

**RDDIM: Read Display Image Mode (0Dh)**

0DH	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX						
Address	R	0	0	0	0	1	1	0	1	0D						
Parameter	R	-	-	D5	-	-	-	-	-	00						
Description	This command indicates the current status of the display as described in the table below:															
	<table border="1"><thead><tr><th>Bit</th><th>Description</th><th>Comment</th></tr></thead><tbody><tr><td>D5</td><td>Inversion On/Off</td><td>1=Inversion is On 0=Inversion is Off</td></tr></tbody></table>										Bit	Description	Comment	D5	Inversion On/Off	1=Inversion is On 0=Inversion is Off
Bit	Description	Comment														
D5	Inversion On/Off	1=Inversion is On 0=Inversion is Off														
Restriction	N/A															
Default	SW Reset/HW Reset : 0Dh= 0x00															
Flow Chart	<p style="text-align: center;">Legend</p> <pre>graph TD; RDDPM[RDDPM] --> SD[Send D[7:0]]; SD --> HD[Host Driver]; HD --> C[Command]; C --> P[Parameter]; P --> D[Display]; D --> A{Action}; A --> M[Mode]; M --> ST[Sequential Transfer]</pre>															



**SLPIN: Enter Sleep In Mode (10h)**

10H	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Address	W	0	0	0	1	0	0	0	0	10	
Parameter	W	No Parameter									
Description	<p>This command causes the display module to enter the minimum power consumption mode.</p> <p>In this mode, all unnecessary blocks inside the display module are disabled except interface communication.</p> <p>This is the lowest power mode the display module supports.</p> <p>In this mode the DC/DC converter is stopped, and panel scanning is stopped.</p>										
Restriction	<p>This command has no effect when module is already in sleep in mode. Sleep In Mode can only be left by the Sleep Out Command (11h).</p> <p>It will be necessary to wait 80msec before sending next command; this is to allow time for the supply voltages and clock circuits to stabilize.</p>										
Default	WRITE ONLY, N/A										
Flow Chart	<p>It takes 10msec to get into Sleep In mode after SLPIN command issued.</p> <p>Legend</p> <pre>graph TD; SLPINMode([SLPIN Mode]) --> SLPIN[/SLPIN/]; SLPIN --> SLPINMode; Command[/Command/] --> Parameter[/Parameter/]; Parameter --> Display([Display]); Display --> Action{Action}; Action --> Mode([Mode]); Mode --> SequentialTransfer([Sequential Transfer]);</pre>										



**SLPOUT: Exit Sleep in Mode (11h)**

11H	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Address	W	0	0	0	1	0	0	0	1	11	
Parameter	W	No Parameter									
Description	This command turns off sleep mode. In this mode the DC/DC converter is enabled, and panel scanning is started.										
Restriction	This command has no effect when module is already in sleep out mode. Sleep Out Mode can only be left by the Sleep In Command (10h). It will be necessary to wait 10msec before sending next command, this is to allow time for the supply voltages and clock circuits to stabilize.										
Default	WRITE ONLY, N/A										
Flow Chart	<p>It takes 120msec to become Sleep Out mode after SLPOUT command issued.</p> <p>Legend</p> <pre>graph TD; Command[Command] --> Parameter[Parameter]; Parameter --> Display[Display]; Display --> Action{Action}; Action --> Mode[Mode]; Mode --> SequentialTransfer[Sequential Transfer];</pre> <p>SLPOUT Mode → SLPIN → SLPIN Mode</p>										




**INVOFF: Display Inversion Off (20h)**

20H	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX									
Address	W	0	0	1	0	0	0	0	0	20									
Parameter	W	No Parameter																	
Description	Displayed image colors are not inverted. (Example) 																		
Restriction	This command has no effect when module is already in inversion off mode.																		
Default	WRITE ONLY, N/A																		
Flow Chart																			

**INVON: Display Inversion On (21h)**

21H	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Address	W	0	0	1	0	0	0	0	1	21	
Parameter	W	No Parameter									
Description	Displayed image colors are inverted. (Example) 										
Restriction	This command has no effect when module is already in inversion on mode.										
Default	WRITE ONLY, N/A										
Flow Chart											

**DISPOFF: Display Off (28h)**

	28H	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX									
Address		W	0	0	1	0	1	0	0	0	28									
Parameter		W	No Parameter																	
Description	<p>This command is used to enter into DISPLAY OFF mode. In this mode, the DISPLAY output is disabled and blank page inserted.</p> <p style="text-align: center;">(Example)</p> <p style="text-align: center;">Input Data Display</p> 																			
Restriction	This command has no effect when module is already in display off mode.																			
Default	WRITE ONLY, N/A																			
Flow Chart	<p>Legend</p>  <p>Display ON Mode</p> <p>DISPOFF</p> <p>Display OFF Mode</p> <p>Action</p> <p>Mode</p> <p>Sequential Transfer</p> <pre>graph TD; Command[Command] --> Parameter[Parameter]; Parameter --> Display[Display]; Display --> Action{Action}; Action --> Mode[Mode]; Mode --> SequentialTransfer[Sequential Transfer];</pre> 																			




**DISPON: Display On (29h)**

29H	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Address	W	0	0	1	0	1	0	0	1	29
Parameter	W	No Parameter								
Description	<p>This command is used to recover from DISPLAY OFF mode. In this mode, the DISPLAY output is enabled</p> <p style="text-align: center;">(Example)</p> <p style="text-align: center;">Input Data Display</p>									
Restriction	This command has no effect when module is already in display on mode.									
Default	WRITE ONLY, N/A									
Flow Chart	<p>Legend</p> <p>Display OFF Mode</p> <p>DISPON</p> <p>Display ON Mode</p> <p>Action</p> <p>Mode</p> <p>Sequential Transfer</p> <pre>graph TD; A([Command]) --> B[/Parameter/]; B --> C([Display]); C --> D{Action}; D --> E([Mode]); E --> F([Sequential Transfer]); G([Display OFF Mode]) --> H[DISPON]; H --> I([Display ON Mode]);</pre>									

**TEOFF: Tearing Effect Line OFF (34h)**

34H	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Address	W	0	0	1	1	0	1	0	0	34	
Parameter	W	No Parameter									
Description	This command turns off the display module's Tearing Effect output signal on the TE signal line.										
Restriction	This command has no effect when Tearing Effect output is already OFF.										
Default	WRITE ONLY, N/A										
Flow Chart	<p>Legend</p> <p>Command</p> <p>Parameter</p> <p>Display</p> <p>Action</p> <p>Mode</p> <p>Sequential Transfer</p> <pre>graph TD; subgraph FlowChart [Flow Chart]; A([TE output ON]) --> B[TEOFF]; B --> C([TE output OFF]); end; subgraph Legend [Legend]; D[Command] --> E[Parameter]; E --> F[Display]; F --> G{Action}; G --> H[Mode]; H --> I[Sequential Transfer]; end;</pre> <p>Flow Chart</p> <pre>graph TD; A([TE output ON]) --> B[TEOFF]; B --> C([TE output OFF]);</pre> <pre>graph TD; D[Command] --> E[Parameter]; E --> F[Display]; F --> G{Action}; G --> H[Mode]; H --> I[Sequential Transfer];</pre>										

**TEON: Tearing Effect Line ON (35h)**

35H	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Address	W	0	0	1	1	0	1	0	1	35
Parameter	W	-	-	-	-	-	-	-	Mode	
Description										
<p>Mode: 0 The Tearing Effect Output line consists of V-Blanking information only.</p>  <p>Mode: 1 The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information.</p>  <p>Tearing Effect output will be low if the display module is in Sleep-In mode. This command turns on the display module's Tearing Effect output signal on the TE signal line.</p>										
Restriction	Tearing Effect output will active when IC is in display on status.									
Default	WRITE ONLY, N/A									
Flow Chart										
 <pre> graph TD subgraph Legend [Legend] direction TB L1[Command] --> L2[Parameter] L2 --> L3[Display] L3 --> L4[Action] L4 --> L5[Mode] L5 --> L6[SequentialTransfer] end subgraph FlowChart [Flow Chart] direction TB C1[Command] --> P1[Parameter] P1 --> D1[Display] D1 --> A1[Action] A1 --> M1[Mode] M1 --> S1[SequentialTransfer] C2[Command] --> P2[Parameter] P2 --> D2[Display] D2 --> A2[Action] A2 --> M2[Mode] M2 --> S2[SequentialTransfer] end </pre>										

**MADCTL: Set Address Mode (36h)**

36H	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Address	W	0	0	1	1	0	1	1	0	36
Parameter	W	-	-	-	-	D3	-	D1	D0	

Bit Description Comment
 D3 RGB/BGR Order 1=BGR, 0=RGB
 D1 Flip Horizontal (SS) 1=Normal display
0=Flip Horizontal
 D0 Flip Vertical (GS) 0=Normal display
1=Flip Vertical


D3=0

Display Device



D3=1


Display Device




Description

SS=1

Input data




Display




TOP left TOP left
1 1
↓ N ↓ N
1 → M 1 → M

SS=0

Input data




Display




TOP left TOP left
1 1
↓ N ↓ N
1 → M 1 → M

GS=0

Input data










Display



TOP left TOP left
1 1
↓ N ↓ N
1 → M 1 → M



	<p style="text-align: center;">GS=1</p> <table border="1" style="margin: auto;"><thead><tr><th colspan="2" style="text-align: center;">Input data</th><th colspan="2" style="text-align: center;">Display</th></tr></thead><tbody><tr><td style="text-align: right;">TOP left</td><td></td><td style="text-align: right;">TOP left</td><td></td></tr><tr><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td style="text-align: right;">N</td><td style="text-align: right;">N</td></tr><tr><td></td><td style="text-align: center;">1 → M</td><td></td><td style="text-align: center;">1 → M</td></tr></tbody></table>	Input data		Display		TOP left		TOP left								N	N		1 → M		1 → M
Input data		Display																			
TOP left		TOP left																			
																					
		N	N																		
	1 → M		1 → M																		
Restriction	N/A																				
Default	WRITE ONLY, N/A																				
Flow Chart	<p style="text-align: center;">Legend</p>  <p>The flowchart illustrates the process flow:</p> <pre>graph TD; Command[/Command/] --> Parameter[Parameter]; Parameter --> Display([Display]); Display --> Action{Action}; Action --> Mode([Mode]); Mode --> SequentialTransfer([Sequential Transfer]);</pre> <p>Specific steps in the main flowchart:</p> <ul style="list-style-type: none">MADCTLSend D[7:0]Set R/G/B, B/G/R Flip Horizontal Flip Vertical																				

**IDMOFF: Idle Mode Off (38h)**


38H	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Address	W	0	0	1	1	1	0	0	0	38	
Parameter	W	No Parameter									
Description	This command is used to recover from Idle mode on. In the idle off mode, the display module can display maximum 16.7M colors.										
Restriction	N/A										
Default	WRITE ONLY, N/A										
Flow Chart	<pre>graph TD; A([Idle on Mode]) --> B[IDMOFF]; B --> C([Idle off Mode]);</pre> <pre>graph TD; D[Command] --> E[Parameter]; E --> F[Display]; F --> G{Action}; G --> H[Mode]; H --> I[Sequential Transfer];</pre>										

**IDMON: Idle Mode On (39h)**

39H	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																				
Address	W	0	0	1	1	1	0	0	1	39																																				
Parameter	W	No Parameter																																												
Description	<p>This command is used to enter into Idle mode on. In the idle on mode, color expression is reduced. The primary and the secondary colors using MSB of each R, G and B, 8 color depth data are displayed.</p> <p style="text-align: center;">(Example)</p> <p style="text-align: center;">Memory Display</p> <table border="1"><thead><tr><th></th><th>R7-R0</th><th>G7-G0</th><th>B7-B0</th></tr></thead><tbody><tr><td>Black</td><td>0XXXXXX</td><td>0XXXXXX</td><td>0XXXXXX</td></tr><tr><td>Blue</td><td>0XXXXXX</td><td>0XXXXXX</td><td>1XXXXXX</td></tr><tr><td>Red</td><td>1XXXXXX</td><td>0XXXXXX</td><td>0XXXXXX</td></tr><tr><td>Magent</td><td>1XXXXXX</td><td>0XXXXXX</td><td>1XXXXXX</td></tr><tr><td>Green</td><td>0XXXXXX</td><td>1XXXXXX</td><td>0XXXXXX</td></tr><tr><td>Cyan</td><td>0XXXXXX</td><td>1XXXXXX</td><td>1XXXXXX</td></tr><tr><td>Yellow</td><td>1XXXXXX</td><td>1XXXXXX</td><td>0XXXXXX</td></tr><tr><td>White</td><td>1XXXXXX</td><td>1XXXXXX</td><td>1XXXXXX</td></tr></tbody></table> <p>X=do not care</p>											R7-R0	G7-G0	B7-B0	Black	0XXXXXX	0XXXXXX	0XXXXXX	Blue	0XXXXXX	0XXXXXX	1XXXXXX	Red	1XXXXXX	0XXXXXX	0XXXXXX	Magent	1XXXXXX	0XXXXXX	1XXXXXX	Green	0XXXXXX	1XXXXXX	0XXXXXX	Cyan	0XXXXXX	1XXXXXX	1XXXXXX	Yellow	1XXXXXX	1XXXXXX	0XXXXXX	White	1XXXXXX	1XXXXXX	1XXXXXX
	R7-R0	G7-G0	B7-B0																																											
Black	0XXXXXX	0XXXXXX	0XXXXXX																																											
Blue	0XXXXXX	0XXXXXX	1XXXXXX																																											
Red	1XXXXXX	0XXXXXX	0XXXXXX																																											
Magent	1XXXXXX	0XXXXXX	1XXXXXX																																											
Green	0XXXXXX	1XXXXXX	0XXXXXX																																											
Cyan	0XXXXXX	1XXXXXX	1XXXXXX																																											
Yellow	1XXXXXX	1XXXXXX	0XXXXXX																																											
White	1XXXXXX	1XXXXXX	1XXXXXX																																											
Restriction	N/A																																													
Default	WRITE ONLY, N/A																																													



Flow Chart



**STESL: Set Tear Scanline (44h)**


44H	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Address	W	0	1	0	0	0	1	0	0	44								
1 st Parameter	W	TE_SCANLINE[15:8]																
2 nd Parameter	W	TE_SCANLINE [7:0]																
Description	<p>This command turns on the display module's Tearing Effect output signal on the TE signal line when the display line reaches TE_SCANLINE N.</p>																	
Restriction	Tearing Effect output will be low if the display module is in Sleep-In mode.																	
Default	WRITE ONLY, N/A																	
Flow Chart	<p>Legend</p> <pre> graph TD A([TE output off]) --> B[/Set TE on/] B --> C[/STESL/] C --> D{TE_SCANLINE [7:0]} D --> E{TE_SCANLINE [15:8]} E --> F([TE output on]) </pre> <pre> graph TD A([TE output off]) --> B[/Set TE on/] B --> C[/STESL/] C --> D{TE_SCANLINE [7:0]} D --> E{TE_SCANLINE [15:8]} E --> F([TE output on]) G[Command] --> H[/Parameter/] H --> I[/Display/] I --> J{Action} J --> K[/Mode/] K --> L([Sequential Transfer]) </pre>																	

**RDDDBS: Read DDB Start (A1h)**

A1H	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX									
Address	R	1	0	0	1	0	0	0	1	A1									
1 st Parameter	R					DDB1[7:0]				00									
2 nd Parameter	R					DDB2[7:0]				72									
3 rd Parameter	R					DDB3[7:0]				02									
4 th Parameter	R					DDB4[7:0]				FF									
5 th Parameter	R					DDB5[7:0]				FF									
Description		<p>This command reads identifying and descriptive information from the peripheral.</p> <p>This information is organized in the Device Descriptor Block (DDB) stored on the peripheral. The response to this command returns a sequence of bytes that may be any length up to 64K bytes. Note that the returned sequence of bytes does not necessarily correspond to the entire DDB; it may be a portion of a larger block of data. The format of returned data is as follows:</p> <p>Parameter 1: LS (least significant) byte of Supplier ID. Supplier ID is a unique value assigned to each peripheral supplier by the MIPI organization.</p> <p>Parameter 2: MS (most significant) byte of Supplier ID.</p> <p>Parameter 3: LS (least significant) byte of Supplier Elective Data. This is a byte of information that is determined by the supplier. It could include model number or revision information, for example.</p> <p>Parameter 4: MS (most significant) byte of Supplier Elective Data</p> <p>Parameter 5: single-byte Escape or Exit Code (EEC). The code is interpreted as follows:</p> <ul style="list-style-type: none">- FFh – Exit code – there is no more data in the Descriptor Block- 00h – Escape code – there is supplier-proprietary data in the Descriptor Block (does not conform to any MIPI standard)- Any other value – there is DDB data in the Descriptor Block. The format and interpretation of this data is documented in MIPI Alliance Standard for Device Descriptor Block (DDB). <p>DDBs may contain many more data fields providing information about the peripheral.</p>																	
Restriction	N/A																		
Default	Power On Sequence / SW Reset/HW Reset : A1h= 0x00, 0x72, 0x02, 0xFF, 0xFF																		



Flow Chart



**PAGESEL: Page Select (FFh)**

FFH	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																				
Address	R/W	1	1	1	1	1	1	1	1	FF																				
Parameter	R/W	PAGE_SEL[7:0]																												
Description	<p>This command is used to select page</p> <table border="1"><thead><tr><th>PAGE_SEL[7:0]</th><th>Function</th></tr></thead><tbody><tr><td>00</td><td>select page 0 command</td></tr><tr><td>01</td><td>select page 1 command</td></tr><tr><td>02</td><td>select page 2 command</td></tr><tr><td>03</td><td>select page 3 command</td></tr><tr><td>04</td><td>select page 4 command</td></tr><tr><td>05</td><td>select page 5 command</td></tr><tr><td>07</td><td>select page 7 command</td></tr><tr><td>0C</td><td>select page C command</td></tr><tr><td>FF</td><td>select page FF command</td></tr></tbody></table>										PAGE_SEL[7:0]	Function	00	select page 0 command	01	select page 1 command	02	select page 2 command	03	select page 3 command	04	select page 4 command	05	select page 5 command	07	select page 7 command	0C	select page C command	FF	select page FF command
PAGE_SEL[7:0]	Function																													
00	select page 0 command																													
01	select page 1 command																													
02	select page 2 command																													
03	select page 3 command																													
04	select page 4 command																													
05	select page 5 command																													
07	select page 7 command																													
0C	select page C command																													
FF	select page FF command																													
Restriction	N/A																													
Default	Power On Sequence / SW Reset/HW Reset : FFh= 0xFF																													
Flow Chart	<p>Legend</p> <pre>graph TD; Command[Command] --> Parameter[Parameter]; Parameter --> Display[Display]; Display --> Action{Action}; Action --> Mode[Mode]; Mode --> Sequential[Sequential Transfer]; RDDBS[RDDBS] --> Send[Send PAGE_SEL[7:0]]; Send --> Access{Access Page N Command}; Access --> RDDBS;</pre> <p>The flowchart illustrates the sequence of operations. It starts with a 'RDDBS' step, followed by a 'Send PAGE_SEL[7:0]' step, which leads to an 'Access Page N Command' decision point. This decision point branches back to 'RDDBS' or continues to the main sequence. The main sequence then follows the legend: Command → Parameter → Display → Action → Mode → Sequential Transfer.</p>																													



12. Reliability

No.	Item	Condition	Judgement Criterion
1	High Temperature Storage	80°C 240hrs	After testing 1.No clearly visible defects or remarkable deterioration of display quality. 2.No function-related abnormalities *The results must be checked after 2hours later under room temperature
2	High Temperature Operating	70°C 240hrs	
3	Low Temperature Storage	-40°C 240hrs	
4	Low Temperature Operating	-20°C 240hrs	
5	High Temperature / Humidity Storage	60°C/90%RH 240hrs	
6	High Temperature / Humidity Operating	60°C/90%RH 240hrs	
7	Thermal Shock	-30°C → 80°C, 0.5hr, Change time <1min, 100cycles	
8	ESD	Air discharge ±2kv Contact discharge ±1kv	After testing 1.Hard defect should not happen 2.If it would be recovered to normal state after resetting, it would be judged as a good state.

13. Handling Precautions

- Mounting Method

The MOLEDA panel of SeeYA module consists of one silicon backplane and one cover glass, which can easily get damaged. Since the module is constructed as to be fixed by utilizing fitting holes in the printed circuit board. Extreme care should be used when handling the MOLED.

- Caution of MOLED Handling and Cleaning

When cleaning the display surface, use soft solvent as recommended isopropyl alcohol and wipe gently, don't wipe the display surface with dry or hard materials that will damage the polarizer surface, don't use the following solvent, Water, Ketone, Aromatics

- Caution of Against Static Charge

For MOLED module, use C-MOS drivers, therefore we recommend that you, connect any unused input terminal to VCI or VSS, do not input any signals before power is turned on, and ground your body, work/assembly areas, assembly equipment to protect against static electricity. It could occur static electricity when taping off the film which protects MOLED. Against static charge, you should make sure that the product is safe or not by experiment in advance.

- Packing



The packing principle is that MOLED module should keep its packing condition at the time of delivery. For safety & avoiding the module damage, Carton box must stack the below 4 boxes.

When storing the MOLED after unpacking, note the followings. MOLED module is consisted of GLASS and assemblies. It should avoid pressure, strong impact, and being dropped from a height.

To prevent modules from degradation, do not operate or store them in a place where they are directly exposed to sunlight or high temperature/humidity.

- Caution for Operation

If you do not follow normal POWER ON, OFF sequence or abnormal operating, then MOLED module can be damaged electro-optically and does not recover. Do not change software without SeeYA confirmation.

Response time may extremely delay at a temperature lower than operating range, MOLED does not normally operate at a high temperature. But this may recover at a proper temperature.

When you set optimal operating voltage to MOLED module, you can see the optimal contrast of MOLED. So, add voltage controllable function at SET Module.

MOLED module may not display normally when twisting power or pressing power is added. Therefore, you should secure MOLED module maximum thickness at set assembly not to have any pressure affect MOLED module.

Electro-chemical reaction may occur when there is humidity on pad, therefore, you should use MOLED Module below maximum operating humidity.

MOLED Module Power VDD should be designed to protect surge current at SET Module. You should not damage connector and cable for MOLED module assembly by force folding or by applying extreme power.

MOLED may not display normally when it is interfered by surrounding elements, therefore you should consider setting design not to damage MOLED module by surrounding elements.

To satisfy EMI standards, you should plan your design after considering emitting energy. We can't guarantee display characteristics outside viewing area, therefore your set window should be fixed into viewing area. Image-sticking may occur if MOLED displays same image for a long time, so you need to make a change for MOLED.

- Storage

Place in a dark place where neither exposure to direct sunlight or any fluorescent light is permitted and keep at room temperature & room humidity. Store with no contact with polarizer surface. It is recommended to store them as they have been contained in the inner container when we delivered them.

- Safety Precautions

Disassembly or modification may cause electric shock, damages to sensitive part inside of the AMOLED module, dust adhesion, or scratches on the display part. In the event that the contents of AMOLED module are on skin, wipe them with a paper towel or gauge and wash the part well, and receive medical attention if necessary. Do not use the AMOLED module for the special purpose besides display units. Be careful of the glass chips that may cause injury to fingers of skin, when the display part is broken. For keeping safe quality from outer exposure or contamination, modules should be consumed within 2 months after unpacking.

- Precautions before use

You should discuss the following case with SeeYA:

- in case of any questions about contents of this "Specification for Approval".
- in case of occurring new problems not mentioned at this "Specification for Approval".
- in case of your request about income inspection specification change.
- in case of occurring new problem at your driving test.

*If SeeYA has to change the conditions specified in the specification, previously shall be held and decided.



14. Packing

TBD