

## RM68090 Data Sheet

Single Chip Driver with 262K color

for 240RGBx320 a-Si TFT LCD

*Revision : 0.4*

*Date : Apr. 27, 2011*

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

**Revision History :**

Revision	Description Of Change	Date
0.1	New creation	2010/7/2
0.2	Modified descriptions of EPF:16bits Data Format Selection (R05h)	2010/11/09
0.3	(4) IC thickness ; (9.4, 10) Instruction R00h description ; (24.2.3) Tsyncs	2010/12/02
0.4	(a) Modified pin description of VDDI_LED(page 24) (b) Modified pin description of LEDON and LEDPWM(page 26) (c) Add CABC control instructions, RB1h ~ RB8h(page 62 ~ 64) (d) Add Brightness Control ON/OFF sequence(page 116)	2011/04/27

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

## Table of Content

<b>1.</b>	<b><i>General Description</i></b> .....	<b>9</b>
<b>2.</b>	<b><i>Features</i></b> .....	<b>9</b>
<b>3.</b>	<b><i>Block Diagram</i></b> .....	<b>13</b>
<b>4.</b>	<b><i>Pin Diagram</i></b> .....	<b>14</b>
<b>5.</b>	<b><i>Pin Function</i></b> .....	<b>22</b>
<b>6.</b>	<b><i>Bump Arrangement</i></b> .....	<b>27</b>
<b>7.</b>	<b><i>Function Description</i></b> .....	<b>28</b>
7.1	<b>System Interface</b> .....	<b>28</b>
7.2	<b>External Display Interface (RGB, VSYNC interfaces)</b> .....	<b>30</b>
7.3	<b>Address Counter (AC)</b> .....	<b>30</b>
7.4	<b>Graphics RAM (GRAM)</b> .....	<b>31</b>
7.5	<b>Grayscale Voltage Generating Circuit</b> .....	<b>31</b>
7.6	<b>Timing Generator</b> .....	<b>31</b>
7.7	<b>Oscillator (OSC)</b> .....	<b>31</b>
7.8	<b>Liquid Crystal Driver Circuit</b> .....	<b>31</b>
7.9	<b>Internal Logic Power Supply Regulator</b> .....	<b>31</b>
<b>8.</b>	<b><i>GRAM Address Map and Read/Write</i></b> .....	<b>32</b>
<b>9.</b>	<b><i>Instruction</i></b> .....	<b>35</b>
9.1	<b>Outline</b> .....	<b>35</b>
9.2	<b>Instruction Data Format</b> .....	<b>35</b>
9.3	<b>Index (IR)</b> .....	<b>36</b>
9.4	<b>ID code (R00h)</b> .....	<b>36</b>
9.5	<b>Display control</b> .....	<b>36</b>

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

9.5.1	Driver Output Control (R01h) .....	36
9.5.2	LCD Driving Wave Control (R02h).....	37
9.5.3	Entry Mode (R03h).....	37
9.5.4	Resizing Control (R04h).....	39
9.5.5	16bits Data Format Selection (R05h).....	40
9.5.6	Display Control 1 (R07h).....	43
9.5.7	Display Control 2 (R08h).....	44
9.5.8	Display Control 3 (R09h).....	45
9.5.9	Display Control 4 (R0Ah).....	46
9.5.10	External Display Interface Control 1 (R0Ch) .....	46
9.5.11	Frame Marker Position (R0Dh).....	47
9.5.12	External Display Interface Control 2 (R0Fh).....	47
9.6	Power Control .....	48
9.6.1	Power Control 1 (R10h).....	48
9.6.2	Power Control 2 (R11h).....	49
9.6.3	Power Control 3 (R12h).....	50
9.6.4	Power Control 4 (R13h).....	51
9.7	RAM Access Instruction.....	51
9.7.1	RAM Address Set (Horizontal Address) (R20h).....	51
9.7.2	RAM Address Set (Vertical Address) (R21h).....	51
9.7.3	Write Data to GRAM (R22h) .....	52
9.7.4	Read Data from GRAM (R22h).....	52
9.8	Power Control 7 (R29h) .....	52
9.9	Frame Rate and Color Control (R2Bh).....	54
9.10	$\gamma$ Control .....	54

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

9.11	Window Address Write Control Instruction.....	55
9.12	Base Image Display Control Instruction .....	55
9.13	Partial Display Control Instruction .....	58
9.13.1	Partial Image 1: Display Position (R80h).....	58
9.13.2	Partial Image 1: RAM Address (Start Line Address) (R81h), (End Line Address) (R82h)	58
9.13.3	Partial Image 2: Display Position (R83h).....	58
9.13.4	Partial Image 2: RAM Address (Start Line Address) (R84h), (End Line Address) (R85h)	58
9.14	Panel Interface Control Instruction.....	59
9.14.1	Panel Interface Control 1 (R90h) .....	59
9.14.2	Panel Interface Control 2 (R92h) .....	59
9.14.3	Panel Interface Control 4 (R95h) .....	60
9.14.4	Panel Interface Control 5 (R97h) .....	61
9.15	OTP VCM Control .....	61
9.15.1	OTP VCM Programming Control 1 (RA1h).....	61
9.15.2	OTP VCM Status and Enable (RA2h).....	61
9.15.3	OTP VCM Programming ID Key (RA5h) .....	62
9.16	CABC control.....	62
9.16.1	Write Display Brightness Value (RB1h).....	62
9.16.2	Read Display Brightness Value (RB2h) .....	62
9.16.3	Write CTRL Display Value (RB3h) .....	62
9.16.4	Read CTRL Display Value (RB4h) .....	63
9.16.5	Write Content Adaptive Brightness Control Value (RB5h).....	63
9.16.6	Read Content Adaptive Brightness Control Value (RB6h).....	63

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

9.16.7 Write CABC Minimum Brightness (RBEh) .....	64
9.16.8 Read CABC Minimum Brightness (RBFh).....	64
9.17 Deep standby control (RE6h) .....	64
<b>10. Instruction List.....</b>	<b>65</b>
<b>11. Interface and Data Format.....</b>	<b>68</b>
<b>12. System Interface.....</b>	<b>69</b>
12.1 80-system 18-bit Bus Interface .....	69
12.2 80-system 16-bit Bus Interface .....	71
12.3 80-system 9-bit Bus Interface .....	73
12.4 80-system 8-bit Bus Interface .....	76
12.5 Serial Interface .....	79
12.6 3-wire 9-bit data Serial Interface.....	83
Figure 19 Data Transfer in 3-wire Serial Interface.....	84
12.7 4-wire 8-bit data Serial Interface.....	85
Figure 20 Data Transfer in 4-wire Serial Interface.....	86
<b>13. VSYNC Interface.....</b>	<b>87</b>
<b>14. RGB Interface.....</b>	<b>91</b>
14.1 RGB Interface Timing .....	92
14.2 Moving Pictures Mode.....	93
14.3 RAM access via system interface in RGB interface operation.....	94
14.4 6-bit RGB interface.....	95
14.5 Data Transfer Synchronization in 6-bit Bus Interface Operation.....	95
14.6 16-bit RGB interface.....	96
14.7 18-bit RGB interface.....	96
14.8 Notes to external display interface operation.....	96

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

<b>15. Resizing Function.....</b>	<b>99</b>
15.1 Example of 1/2 resizing.....	101
15.2 Resizing Instruction.....	102
15.3 Notes to Resizing function.....	103
<b>16. Partial Display Function.....</b>	<b>104</b>
<b>17. Window Address Function.....</b>	<b>105</b>
<b>18. <math>\gamma</math> Correction Function.....</b>	<b>106</b>
18.1 Ladder resistors and 8-to-1 selector Block configuration.....	109
18.2 Variable resistors .....	109
18.3 8-to-1 selectors .....	109
<b>19. Power-Supply Generating Circuit.....</b>	<b>110</b>
19.1 Voltage Setting Pattern Diagram .....	110
19.2 Liquid crystal application voltage waveform and electrical potential.....	111
<b>20. OTP control sequence.....</b>	<b>112</b>
<b>21. Power Supply Instruction Setting.....</b>	<b>113</b>
21.1 Power Supply Instruction Setting .....	113
21.2 Display On / Off Instruction Setting.....	114
21.3 Sleep mode/Standy mode SET/EXIT sequence.....	115
<b>22. Brightness Control ON / OFF sequence.....</b>	<b>116</b>
<b>23. Application Circuit.....</b>	<b>117</b>
<b>24. Absolute Maximum Ratings.....</b>	<b>118</b>
<b>25. Electrical Characteristics.....</b>	<b>119</b>
25.1 DC Electrical Characteristics .....	119
25.2 AC Timing Characteristics .....	120
25.2.1 80-System Bus Interface.....	120

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

---

<b>25.2.2 Clock Synchronous Serial Interface.....</b>	<b>121</b>
<b>25.2.3 RGB Interface .....</b>	<b>122</b>
<b>25.3 Reset Timing Characteristics .....</b>	<b>123</b>

CONFIDENTIAL

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

## 1. General Description

The RM68090 is a single-chip liquid crystal controller driver LSI for a-Si TFT panel, comprising 172,800 bytes RAM for a maximum 240 RGB x 320 dots graphics display, source driver, gate driver and power supply circuit. For efficient data transfer, the RM68090 supports high-speed interface via 8-/9-/16-/18-bit ports as system interface to the microcomputer and high-speed RAM write function. As moving picture interface, the RM68090 supports RGB interface (VSYNC, HSYNC, DOTCLK, ENABLE, and DB17-0).

Also, the RM68090 incorporates step-up circuit and voltage follower circuit to generate TFT liquid crystal panel drive voltages.

The RM68090's power management functions such as 8-color display and power operation mode such as deep standby mode, standby mode and sleep mode make this LSI a perfect driver for the medium or small sized portable products with color display systems such as digital cellular phones or hand-held devices with outstanding battery consistency.

## 2. Features

- A single-chip controller driver incorporating a gate circuit and a power supply circuit for a maximum 240 RGB x 320 dots graphics display on amorphous TFT panel in 262k colors
- System interface
  1. High-speed interface via 8-, 9-, 16-, 18-bit parallel ports
  2. Clock synchronous serial interface
- Moving picture display interface
  1. 6-, 16-, 18-bit RGB interface (VSYNC, HSYNC, DOTCLK, ENABLE, DB17-0)
  2. VSYNC interface (System interface + VSYNC)
  3. FMARK interface (System interface + FMARK)
- High-speed RAM write function
- Window address function to specify a rectangular area writing data in the internal RAM
- Write data within a rectangular area in the internal RAM via moving picture interface

- Reduce data transfer repeat by specifying the area in the RAM to rewrite data
- Support displaying still picture data in RAM area while displaying moving pictures simultaneously
- Resizing function (x 1/2, x 1/4) with remainder consideration
- Abundant color display and drawing functions
  1. Programmable γ-correction function for 262k-color display
  2. Partial display function
- Low power consumption architecture (allowing direct input of interface I/O power supply)
  1. Deep standby mode
  2. Standby mode
  3. Sleep mode
  4. 8-color display function
  5. Input power supply voltages:  
VDDI = 1.65V~3.3V (interface I/O power supply)  
VCI = 2.5V~3.3V (liquid crystal analog circuit power supply)
- Incorporates a liquid crystal drive power supply circuit
  1. Source driver liquid crystal drive/VCOM power supply: AVDD-GND = 4.5V ~ 6.0V  
VCL-GND = -2.2V ~ -3.0V  
VCI-VCL  $\leq$  6.0V
  2. Gate drive power supply: VGH-GND = 10.0V ~ 19.8V  
VGL-GND = -4.5V ~ -13.5V  
VGH-VGL  $\leq$  28.0V
  3. VCOM drive (VCOM power supply): VCOMH = 3.0V ~ (AVDD-0.5)V  
VCOML = (VCL+0.5) V ~ 0V  
VCOMH-VCOML amplitude = 6.0V (max.)
- Liquid crystal power supply startup sequencer
- TFT storage capacitance: Cst only (common VCOM formula)

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

- 172,800-byte internal RAM
- Internal 720-channel source driver and 320-channel gate driver
- Single-chip solution for COG module with the arrangement of gate circuits on both sides of the glass substrate
- Internal reference voltage: to generate GVDD
- Internal NVM: VCOM level adjustment, 6 bits x 3 sets


CONFIDENTIAL

**Table 1 Power Supply Specifications**

No.	Item	RM68090	
1	TFT data lines	720 output	
2	TFT gate lines	320 output	
3	TFT display storage capacitance	Cst only (Common VCOM)	
4	Liquid crystal drive output	S1~S720	V0~V63 grayscales
		G1~G320	VGH-VGL
		VCOM	Change VCOMH-VCOML amplitude with electronic volume Change VCOMH with electronic volume
5	Input voltage	VDDI (interface voltage)	1.65V~3.30V Power supply to IM0/ID, IM1-3, nRESET, DB17-0, nRD, SDI, SDO, WR/SCL, RS, nCS, VSYNC, HSYNC, DOTCLK, ENABLE, FMARK. Connect to VCC and VCI on the FPC when the electrical potentials are the same.
		VCI (liquid crystal drive power supply voltage)	2.50V~3.30V Connect to VDDI and VCI on the FPC when the electrical potentials are the same.
6	Liquid crystal drive voltages	AVDD	4.5V ~ 6.0V
		VGH	10.0V ~ 19.8V
		VGL	-4.5V ~ -13.5V
		VGH-VGL	Max. 28.0V
		VCL	-2.2V ~ -3.3V
		VCI-VCL	Max. 6.0V
7	Internal step-up circuits	VLOUT1 (AVDD)	VCI1x2
		VLOUT2 (VGH)	VCI1x4, x5, x6
		VLOUT3 (VGL)	VCI1x-3, -4, -5
		VCL	VCI1x-1

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

### 3. Block Diagram




Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.


## 4. Pin Diagram

Alignment Marks



A1



A2



Unit: um



Attachment is the exclusive property of Radium and shall not be reproduced or copied or transformed to any other format without prior permission of Radium. Please handle the information based on Non-Disclosure Agreement.

- Chip size: 16.20 mm x 0.72 mm (Include sealing and scribe line)
- Chip thickness: 300 um (typ.)
- PAD coordinates: PAD center
- PAD coordinates origin: Chip center
- Au bump size

4.1.1 14um x 104um: Output Pads to Panel

4.1.2 40um x 56um: Input Pads

- Au bump pitch: See PAD coordinates table
- Au bump height: 12um (typ.)
- Alignment mark

Alignment mark shape	X	Y
Type A	-7480	254
	7480	254











No	Name	X	Y	No	Name	X	Y
1201	G149	-6321	255	1261	G29	-7161	255
1202	G147	-6335	120	1262	G27	-7175	120
1203	G145	-6349	255	1263	G25	-7189	255
1204	G143	-6363	120	1264	G23	-7203	120
1205	G141	-6377	255	1265	G21	-7217	255
1206	G139	-6391	120	1266	G19	-7231	120
1207	G137	-6405	255	1267	G17	-7245	255
1208	G135	-6419	120	1268	G15	-7259	120
1209	G133	-6433	255	1269	G13	-7273	255
1210	G131	-6447	120	1270	G11	-7287	120
1211	G129	-6461	255	1271	G9	-7301	255
1212	G127	-6475	120	1272	G7	-7315	120
1213	G125	-6489	255	1273	G5	-7329	255
1214	G123	-6503	120	1274	G3	-7343	120
1215	G121	-6517	255	1275	G1	-7357	255
1216	G119	-6531	120	1276	DUMMY	-7371	120
1217	G117	-6545	255	1277	DUMMY	-7385	255
1218	G115	-6559	120	1278	DUMMY	-7399	120
1219	G113	-6573	255				
1220	G111	-6587	120				
1221	G109	-6601	255				
1222	G107	-6615	120				
1223	G105	-6629	255				
1224	G103	-6643	120				
1225	G101	-6657	255				
1226	G99	-6671	120				
1227	G97	-6685	255				
1228	G95	-6699	120				
1229	G93	-6713	255				
1230	G91	-6727	120				
1231	G89	-6741	255				
1232	G87	-6755	120				
1233	G85	-6769	255				
1234	G83	-6783	120				
1235	G81	-6797	255				
1236	G79	-6811	120				
1237	G77	-6825	255				
1238	G75	-6839	120				
1239	G73	-6853	255				
1240	G71	-6867	120				
1241	G69	-6881	255				
1242	G67	-6895	120				
1243	G65	-6909	255				
1244	G63	-6923	120				
1245	G61	-6937	255				
1246	G59	-6951	120				
1247	G57	-6965	255				
1248	G55	-6979	120				
1249	G53	-6993	255				
1250	G51	-7007	120				
1251	G49	-7021	255				
1252	G47	-7035	120				
1253	G45	-7049	255				
1254	G43	-7063	120				
1255	G41	-7077	255				
1256	G39	-7091	120				
1257	G37	-7105	255				
1258	G35	-7119	120				
1259	G33	-7133	255				
1260	G31	-7147	120				

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

## 5. Pin Function

**Table 2 Interface**

Signal	I/O	Connect to	Function						When not in use	
IM3-1, IM0/ID	I	GND or VDDI	Select a mode to interface to an MPU. In serial interface operation, the IM0 pin is used to set the ID bit of device code.						-	
			IM3	IM2	IM1	IM0 /ID	Interface Mode	DB Pin in use	Register/ Content	GRAM
			0	0	0	0	80-system 8-bit bus interface I	DB7-0	DB7-0	
			0	0	0	1	80-system 16-bit bus interface I	DB15-0	DB15-0	
			0	0	1	0	80-system 9-bit bus interface I	DB8-1	DB8-0	
			0	0	1	1	80-system 18-bit bus interface I	DB17-10, DB8-1	DB17-0	
			0	1	0	0	Setting disabled			
			0	1	0	1	3-wire 9-bit data serial interface I	SDA : In/Out		
			0	1	1	0	4-wire 8-bit data serial interface I	SDA : In/Out		
			0	1	1	1	Setting disabled			
			1	0	0	0	80-system 16-bit bus interface II	DB17-10, DB8-1	DB17-10, DB8-1	
			1	0	0	1	80-system 8-bit bus interface II	DB17-10	DB17-10	
			1	0	1	0	80-system 18-bit bus interface II	DB17-10, DB8-1	DB17-0	
			1	0	1	1	80-system 9-bit bus interface II	DB17-10	DB17-9	
			1	1	*	ID	Clock Synchronous Serial interface	SDI : In SDO : Out		
nRESET	I	MPU	Reset signal. Initializes the RM68090 when it is low. Make sure to execute a power-on reset when turning on power supply. Amplitude: VDDI-GND.						VDDI	
nCS	I	MPU	Chip select signal. Amplitude: VDDI-GND Low: the RM68090 is selected and accessible High: the RM68090 is not selected and not accessible.						GND	
RS	I	MPU	Register select signal. Amplitude: VDDI-GND Low: select Index or status register						VDDI	

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

			High: select control register Fix to either VDDI or DGND when not in use	
nWR/SCL	I	MPU	Write strobe signal in 80-system bus interface operation and enables write operation when nWR is low. Synchronous clock signal (SCL) in serial interface operation. Amplitude: VDDI-GND	VDDI
nRD	I	MPU	Read strobe signal in 80-system bus interface operation and enables read operation when nRD is low. Amplitude: VDDI-GND	VDDI
SDI_SDA	I	MPU	Serial data input (SDI) pin in serial interface operation. The data is inputted and latched on the rising edge of the SCL signal. In the 8/9-bit SPI, this pin is a bi-directional data pin. Amplitude: VDDI-GND	GND or VDDI
SDO	I	MPU	Serial data output (SDO) pin in serial interface operation. The data is outputted on the falling edge of the SCL signal. Amplitude: VDDI-GND	Open
DB0-DB17	I/O	MPU	18-bit parallel bi-directional data bus for 80-system interface operation. Amplitude: VDDI-GND.  8-bit I/F: DB17-DB10 are used. 9-bit I/F: DB17-DB9 are used. 16-bit I/F: DB17-DB10 and DB8-DB1 are used. 18-bit I/F: DB17-DB0 are used.  18-bit parallel bi-directional data bus for RGB interface operation. Amplitude: VDDI-GND.  6-bit I/F: DB17-DB12 are used. 16-bit I/F: DB17-DB13 and DB11-DB1 are used. 18-bit I/F: DB17-DB0 are used. Unused pins must be fixed to GND level.	GND or VDDI
ENABLE	I	MPU	Data enable signal for RGB interface operation.  Amplitude: VDDI-GND.  Low: accessible (select) High: Not accessible (Not select) The polarity of ENABLE signal can be inverted by setting the EPL bit.	GND or VDDI

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

VSYNC	I	MPU	Frame synchronous signal for RGB interface operation..  Amplitude: VDDI-GND.  VSPL = "0": Active low. VSPL = "1": Active high.	GND or VDDI
H SYNC	I	MPU	Line synchronous signal for RGB interface operation.  Amplitude: VDDI-GND.  HSPL = "0": Active low. HSPL = "1": Active high.	GND or VDDI
DOTCLK	I	MPU	Dot clock signal for RGB interface operation. The data input timing is on the rising edge of DOTCLK. Amplitude: VDDI-GND.  DPL = "0": Input data on the rising edge of DOTCLK DPL = "1": Input data on the falling edge of DOTCLK	GND or VDDI
FMARK	O	MPU	Frame head pulse signal, which is used when writing data to the internal RAM. (Amplitude: VDDI-GND).	Open

**Table 3 Power supply**

Signal	I/O	Connect to	Function	When not in use
VDDI	I	Power supply	Low voltage power supply for interface logic circuits (1.65 ~ 3.3 V)	-
VDDI_LED	I	Power supply	Power supply for LED driver interface. (1.65 ~ 3.3 V)	GND or OPEN
VCI	I	Power supply	Power supply to the liquid crystal power supply analog circuit. Connect to an external power supply of 2.5V ~ 3.3V.	-
Vcore	I	Stabilizing Capacitor	Regulated Low voltage level for interface circuits Connect a capacitor for stabilization.	-
GND	I	Power supply	System ground level.	-

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

**Table 4 LCD drive**

Signal	I/O	Connect to	Function	When not in use
VCI1	O	Stabilizing Capacitor	An internal reference voltage for the step-up circuit1. The amplitude between VCI and GND is determined by the VC[2:0] bits. Make sure to set the VCI1 voltage so that the AVDD, VGH and VGL voltages are set within the respective specification.	-
AVDD	O	Stabilizing Capacitor	Output voltage of 1st step-up circuit (2 x VCI1). Input voltage to 2nd step-up circuit. Generated power output pad for source driver block. Connect this pad to the capacitor for stabilization.	-
VGH	O	Stabilizing Capacitor	Liquid crystal gate driver power supply.	-
VGL	O	Stabilizing Capacitor	Liquid crystal gate driver power supply.	-
VCL	O	Stabilizing Capacitor	VCOML drive power supply. Make sure to connect to stabilizing capacitor. VCL = 0.5V ~ -VCI	-
C11P, C11M C12P, C12M	I/O	Step-up capacitor	Capacitor connection pins for the step-up circuit 1.	-
C21P, C21M C22P, C22M	I/O	Step-up capacitor	Capacitor connection pins for the step-up circuit 2.	-
C31P, C31M	I/O	Step-up capacitor	Capacitor connection pins for the step-up circuit 2.	-
GVDD	O	Stabilizing Capacitor	High reference voltage for grayscale voltage generator. Internal register can be used to adjust the voltage.	-
VCOM	O	TFT panel common electrode	Power supply to TFT panel's common electrode. VCOM alternates between VCOMH and VCOML. The alternating cycle is set by internal register.	Open
VGS	I	GND or external resistor	Reference level for the grayscale voltage generating circuit. The VGS level can be changed by connecting to an external resistor.	-
S1~S720	O	LCD	Liquid crystal application voltages. To change the shift direction of segment signal output, set the SS bit as follows.	Open

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

			When SS = 0, the data in the RAM address h00000 is outputted from S1. When SS = 1, the data in the RAM address h00000 is outputted from S720.	
G1~G320	O	LCD	Gate line output signals. VGH: gate line select level VGL: gate line non-select level	Open

**Table 5 Brightness control**


Signal	I/O	Connect to	Function	When not in use
LEDPWM	O	VCI	PWM signal output to control LED driver for LED brightness dimming	Open
LEDON	O	VCI	LED driver control pin to turn on/off the LED backlight	Open

**Table 6 Others (test, dummy pins)**

Signal	I/O	Connect to	Function	When not in use
DUMMY	-	Open	Dummy pad and no output (no gold bump)	Open
DUMMYR1 DUMMYR2	I	Open	Contact resistance measurement pad. These pads are at GND level. When measuring an ohmic resistance of the contact, do not apply any power.	Open
TESTO1-11	O	Open	Test pins. Leave them open.	Open
TS4-0	I	Open	Test pins (internal pull low). Leave them open.	Open

## 6. Bump Arrangement

BUMP Size



Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

## 7. Function Description

### 7.1 System Interface

The RM68090 supports 80-system high-speed interface via 8-, 9-, 16-, 18-bit parallel ports and a clock synchronous serial interface. The interface is selected by setting the IM3-0 pins.

The RM68090 has a 16-bit index register (IR), an 18-bit write-data register (WDR), and an 18-bit read-data register (RDR). The IR is the register to store index information about control register and internal GRAM. The WDR is the register to temporarily store data to be written to control register and internal GRAM. The RDR is the register to temporarily store the data read from the GRAM. The data from the MPU to be written to the internal GRAM is first written to the WDR and then automatically written to the internal GRAM in internal operation. The data is read via RDR from the internal GRAM. Therefore, invalid data is sent to the data bus when the RM68090 performs the first read operation from the internal GRAM. Valid data is read out when the RM68090 performs the second and subsequent read operation.

The instruction execution time except that of starting oscillation takes 0 clock cycle to allow writing instructions consecutively.

**Table 7 Register Selection (80-system 8/9/16/18-bit Parallel Interface)**

nWR	nRD	RS	Function
0	1	0	Write index to IR
1	0	0	Setting disabled
0	1	1	Write to control register or internal GRAM via WDR
1	0	1	Read from internal GRAM and register via RDR

**Table 8 Register Selection (Clock synchronous serial interface)**

Start byte		
R/W	RS	Function
0	0	Write index to IR
1	0	Setting disabled
0	1	Write to control register or internal GRAM via WDR
1	1	Read from internal GRAM and register via RDR

**Table 9 IM Bit Settings and System Interface**

IM3	IM2	IM1	IM0	System interface	DB pins	RAM write data	Instruction write transfer
0	0	0	0	80-system 8-bit bus interface I	DB7-0	2 transfers (1st: 8 bits, 2nd: 8 bits) 3 transfers (1st: 6 bits, 2nd: 6 bits, 3rd: 6 bits)	2 transfers (1st: 8 bits, 2nd: 8 bits)
0	0	0	1	80-system 16-bit bus interface I	DB15-0	Single transfer (16 bits) 2 transfers (1st: 2 bits, 2nd: 16 bits) 2 transfers (1st: 16 bits, 2nd: 2 bits)	Single transfer (16 bits)
0	0	1	0	80-system 9-bit bus interface I	DB8-0	2 transfers (1st: 9 bits, 2nd: 9 bits)	2 transfers (1st: 8 bits, 2nd: 8 bits)
0	0	1	1	80-system 18-bit bus interface I	DB17-0	Single transfer (18 bits)	Single transfer (16 bits)
0	1	0	0	Setting disabled			
0	1	0	1	3-wire 9-bit data serial interface	SDA	2 transfers (1st: 8 bits, 2nd: 8 bits)	2 transfers (1st: 8 bits, 2nd: 8 bits)
0	1	1	0	4-wire 8-bit data serial interface	SDA	2 transfers (1st: 8 bits, 2nd: 8 bits)	2 transfers (1st: 8 bits, 2nd: 8 bits)
0	1	1	1	Setting disabled			
1	0	0	0	80-system 16-bit bus interface II	DB17-10, DB8-1	Single transfer (16 bits) 2 transfers (1st: 2 bits, 2nd: 16 bits) 2 transfers (1st: 16 bits, 2nd: 2 bits)	2 transfers (1st: 8 bits, 2nd: 8 bits)
1	0	0	1	80-system 8-bit bus interface II	DB17-10	2 transfers (1st: 8 bits, 2nd: 8 bits) 3 transfers (1st: 6 bits, 2nd: 6 bits, 3rd: 6 bits)	2 transfers (1st: 8 bits, 2nd: 8 bits)

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

1	0	1	0	80-system 18-bit bus interface II	DB17-0	Single transfer (18 bits)	Single transfer (16 bits)
1	0	1	1	80-system 9-bit bus interface II	DB17-9	2 transfers (1st: 9 bits, 2nd: 9 bits)	2 transfers (1st: 8 bits, 2nd: 8 bits)
1	1	*	*	Clock synchronous serial interface (SDI, SDO)		2 transfers (1st: 8 bits, 2nd: 8 bits)	2 transfers (1st: 8 bits, 2nd: 8 bits)

## 7.2 External Display Interface (RGB, VSYNC interfaces)

The RM68090 supports RGB interface and VSYNC interface as the external interface to display moving picture. When the RGB interface is selected, the display operation is synchronized with externally supplied signals, VSYNC, HSYNC, and DOTCLK. In RGB interface operation, data (DB17-0) is written in synchronization with these signals when the polarity of enable signal (ENABLE) allows write operation in order to prevent flicker while updating display data.

In VSYNC interface operation, the display operation is synchronized with the internal clock except frame synchronization, which synchronizes the display operation with the VSYNC signal. The display data is written to the internal GRAM via system interface. When writing data via VSYNC interface, there are constraints in speed and method in writing data to the internal RAM. For details, see the “External Display interface” section.

The RM68090 allows switching interface by instruction according to the still and/or moving pictures display required. Via the RGB interface, the RM68090 writes all display data to the internal GRAM in order to transfer data only when updating the data and thereby reduce the data transfer and power consumption for moving picture display.

## 7.3 Address Counter (AC)

The address counter (AC) gives an address to the internal GRAM. When the index of the register to set a RAM address in the AC is written to the IR, the address information is sent from the IR to the AC. As the RM68090 writes data to the internal GRAM, the address in the AC is automatically increased or decreased one step. The window address function enables writing data only within the rectangular area specified in the GRAM.

#### 7.4 Graphics RAM (GRAM)

GRAM is graphics RAM, which can store bit-pattern data of 172,800 (240RGB x 320 x18/8) bytes with 18 bits per pixel.

#### 7.5 Grayscale Voltage Generating Circuit

The grayscale voltage generating circuit generates liquid crystal driving voltages according to the grayscale data in the γ-correction registers to enable 262k-color display. For details, see the γ-Correction Register section.

#### 7.6 Timing Generator

The timing generator produces timing signals for the operations of internal circuits such as the internal GRAM, source driver, etc. The timing signals for display operations such as RAM read operation and the timing signals for internal operations such as RAM access from the MPU are generated separately in order to avoid mutual interference.

#### 7.7 Oscillator (OSC)

The RM68090 generates the RC oscillation clock by internal RC oscillator circuit. The frame rate is adjusted by the register setting.

#### 7.8 Liquid Crystal Driver Circuit

The liquid crystal driver circuit of the RM68090 consists of a 720-output source driver (S1 ~ S720) and a 320-output gate driver (G1~G320). The display pattern data is latched when 720 bits of data are inputted. The latched data control the source driver and output drive waveforms. The gate driver for scanning gate lines outputs either VGH or VGL level. The shift direction of 720-bit source output from the source driver can be changed by setting the SS bit and the shift direction of gate output from the gate driver can be changed by setting the GS bit. The scan mode by the gate driver can be changed by setting the SM bit. Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for each LCD module.

#### 7.9 Internal Logic Power Supply Regulator


The internal logic power supply regulator generates internal logic power supply VDD.






### i80 18-/16-bit System Bus Interface Timing

(a) Write to GRAM




(b) Read from GRAM




### i80 9-/8-bit System Bus Interface Timing

(a) Write to GRAM



(b) Read from GRAM



## 9. Instruction

### 9.1 Outline

The RM68090 adopts 18-bit bus architecture in order to interface to high-performance microcomputer in high speed. All the functional blocks of RM68090 starts to work after receiving the correct instruction from the external microprocessor by the 18-, 16-, 9-, 8-bit interface. The index register (IR) stores the register address to which the instructions and display data will be written. The register selection signal (RS), the read/write signals (nRD/nWR) and data bus D17-0 are used to read/write the instructions and data of RM68090. When accessing the RM68090's internal RAM, data is processed in units of 18 bits. The following are the categories of instruction in RM68090.

1. Specify the index of register
2. Display control
3. Power management control
4. Set internal GRAM address
5. Transfer data to and from the internal GRAM
6.  $\gamma$  -correction
7. Window address control
8. Panel display control

The internal GRAM address is updated automatically as data is written to the internal GRAM, which, in combination with the window address function, contributes to minimizing data transfer and thereby lessens the loading on the microcomputer. The RM68090 writes instructions consecutively by executing the instruction within the cycle when it is written, meanwhile, there is no instruction execution time required.

### 9.2 Instruction Data Format

The data bus used to transfer 16 instruction bits (IB[15:0]) is different according to the interface format. Make sure to transfer the instruction bits according to the format of the selected interface. For more details, please refer to section of "System Interface".

The following are detail descriptions of instruction bits (IB15-0). Note that the instruction bits IB[15:0] in the following figures are transferred according to the format of the selected interface.

### 9.3 Index (IR)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	0	*	*	*	*	*	*	*	*	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0

The index register specifies the index R00h to RFFh of the control register or RAM control to be accessed using a binary number from “0000\_0000” to “1111\_1111”. The access to the register and instruction bits in it is prohibited unless the index is specified in the index register.

### 9.4 ID code (R00h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
RO	1	0	1	1	0	1	0	0	0	0	0	0	0	1	0	0	1

The ID code “6809”h is outputted when this register is read.

### 9.5 Display control

#### 9.5.1 Driver Output Control (R01h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	SM	0	SS	0	0	0	0	0	0	0	0
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**SS:** Sets the shift direction of output from the source driver.

When SS = “0”, the source driver output shift from S1 to S720.

When SS = “1”, the source driver output shift from S720 to S1.

The combination of SS and BGR settings determines the RGB assignment to the source driver pins S1 ~ S720.

When SS = “0” and BGR = “0”, RGB dots are assigned one to one from S1 to S720.

When SS = “1” and BGR = “1”, RGB dots are assigned one to one from S720 to S1.

When changing the SS or BGR bits, RAM data must be rewritten.

**SM:** Controls the scan mode in combination with GS setting. See “Scan mode setting”.

### 9.5.2 LCD Driving Wave Control (R02h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	B/C	0	0	0	0	0	0	0	0	0
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**BC0:** Selects the liquid crystal drive waveform VCOM..

BC0 = 0: frame inversion waveform is selected.

BC0 = 1: line inversion waveform is selected.

### 9.5.3 Entry Mode (R03h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	TRI	DFM	0	BGR	0	0	0	0	ORG	0	I/D1	I/D0	AM	0	0	0
Default		0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0

**AM:** Sets either horizontal or vertical direction in updating the address counter automatically as the RM68090 writes data to the internal GRAM.

AM = "0", sets the horizontal direction.

AM = "1", sets the vertical direction.

When making a window address area, the data is written only within the area in the direction determined by I/D[1:0] and AM.

**I/D[1:0]:** Either increments or decrements the address counter automatically as the data is written to the GRAM. The I/D[0] bit sets either increment or decrement in horizontal direction (updates the address AD[7:0]). The I/D[1] bit sets either increment or decrement in vertical direction (updates the address AD[8:16]).

**ORG:** Moves the origin address according to the ID setting when a window address area is made. This function is enabled when writing data within the window address area using high-speed RAM write function. Also see Figure 3 and Figure 4.

ORG = 0: The origin address is not moved. In this case, specify the address to start write operation according to the GRAM address map within the window address area.

ORG = 1: The origin address "h00000" is moved according to the I/D[1:0] setting.









ORG = 0	I/D1-0 = 00 Horizontal: Decrement Vertical: Decrement	I/D1-0 = 01 Horizontal: Increment Vertical: Decrement	I/D1-0 = 10 Horizontal: Decrement Vertical: Increment	I/D1-0 = 11 Horizontal: Increment Vertical: Increment
AM = 0 Horizontal	17'h00000  17'h13FEF	17'h00000  17'h13FEF	17'h00000  17'h13FEF	17'h00000  17'h13FEF
AM = 1 Vertical	17'h00000  17'h13FEF	17'h00000  17'h13FEF	17'h00000  17'h13FEF	17'h00000  17'h13FEF

Figure 1 Automatic address update (ORG = 0, AM, ID)

Note: When writing data within the window address area with ORG = 0, any address within the window address area can be designated as the starting point of RAM write operation.









ORG = 1	I/D1-0 = 00 Horizontal: Decrement Vertical: Decrement	I/D1-0 = 01 Horizontal: Increment Vertical: Decrement	I/D1-0 = 10 Horizontal: Decrement Vertical: Increment	I/D1-0 = 11 Horizontal: Increment Vertical: Increment
AM = 0 Horizontal	17'h00000  17'h13FEF	17'h00000  17'h13FEF	17'h00000  17'h13FEF	17'h00000  17'h13FEF
AM = 1 Vertical	17'h00000  17'h13FEF	17'h00000  17'h13FEF	17'h00000  17'h13FEF	17'h00000  17'h13FEF

Figure 2 Automatic address update (ORG = 1, AM, ID)

Note: 1. When ORG = 1, make sure to set the address "h00000" in the RAM address set registers (R210h, R211h). Setting other addresses is inhibited. 2. When ORG = 1, the starting point of writing data within the window address area can be set at either corner of the window address area ("S" in circle in the above figure).

**BGR:** Reverse the order from RGB to BGR in writing 18-bit pixel data in the GRAM.

BGR = 0: Write data in the order of RGB to the GRAM.

BGR = 1: Reverse the order from RGB to BGR in writing data to the GRAM.

### **BGR = 0**

D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0

### **BGR = 1**

D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
B5	B4	B3	B2	B1	B0	G5	G4	G3	G2	G1	G0	R5	R4	R3	R2	R1	R0

**DFM:** In combination with the TRI setting, sets the format to develop 16-/8-bit data to 18-bit data when using either 16-bit or 8-bit bus interface.

**TRI:** Selects the format to transfer data bits via 16-bit or 8-bit interface.

In 16-bit bus interface operation,

TRI = 0: 16-bit RAM data is transferred in one transfer.

TRI = 1: 18-bit RAM data is transferred in two transfers.

In 8-bit interface operation,

TRI = 0: 16-bit RAM data is transferred in two transfers.

TRI = 1: 18-bit RAM data is transferred in three transfers.

### **9.5.4 Resizing Control (R04h)**

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	RCV1	RCV0	0	0	RCH1	RCH0	0	0	RSZ1	RSZ0
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**RSZ[1:0]:** Sets the resizing factor. When the RSZ bits are set for resizing, the RM68023 writes the data according to the resizing factor so that the original image is displayed in horizontal and vertical dimensions contracted according to the factor. See “Resizing function”.

**RCH[1:0]:** Sets the number of pixels made as the remainder in horizontal direction when resizing a picture. By specifying the number of remainder pixels with RCH bits, the data can be transferred without taking the remainder pixels into consideration. Make sure that RCH = 2'h0 when not using the resizing function (RSZ = 2'h0) or there are no remainder pixels.

**RCV[1:0]:** Sets the number of pixels made as the remainder in vertical direction when resizing a picture. By specifying the number of remainder pixels with the RCV bits, the data can be transferred without taking the reminder pixels into consideration. Make sure that RCV = 2'h0 when not using the resizing function (RSZ = 2'h0) or there are no remainder pixels.

**Table 12 Resizing factor**

RSZ[1:0]	Resizing Scale
2'h0	No resizing (x 1)
2'h1	x 1/2
2'h2	Setting disabled
2'h3	x 1/4

**Table 13 Remainder Pixels in Horizontal Direction**

RCH[1:0]	Number of remainder pixels in horizontal direction
2'h0	0
2'h1	1 pixel
2'h2	2 pixels
2'h3	3 pixels

Note: 1 pixel = 1RGB

**Table 14 Remainder Pixels in Vertical Direction**

RCV[1:0]	Number of remainder pixels in vertical direction
2'h0	0
2'h1	1 pixel
2'h2	2 pixels
2'h3	3 pixels

### 9.5.5 16bits Data Format Selection (R05h)


R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
-----	----	-----	-----	-----	-----	-----	-----	----	----	----	----	----	----	----	----	----	----

W	1	0	0	0	0	0	0	0	0	0	0	0	0	0	EPF1	EPF0
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

**EPF[1:0]:** The extension method for transforming 16bits data format to 18bits data format.

EPF[1:0]=00


Write Data



Data in GRAM




Read Data




\*:reference the following table for details

EPF[1:0]=01


Write Data



Data in GRAM




Read Data




\*:reference the following table for details

EPF[1:0]=10


Write Data



Data in GRAM




Read Data




EPF[1:0]=11


Write Data



Data in GRAM



Read Data



\*:reference the following table for details

EPF[1:0]	Expand 16-bit pixel data(R,G,B) to 18-bit pixel data(r,g,b)
00	$r[5:0] = \{R[5:1], 0\}$ (exception : if R[5:1]=5'h1F , r[5:0] = 6'h3F) $g[5:0] = G[5:0]$ $b[5:0] = \{B[5:1], 0\}$ (exception : if B[5:1]=5'h1F , b[5:0] = 6'h3F)
01	$r[5:0] = \{R[5:1], 1\}$ (exception : if R[5:1]=5'h00, r[5:0] = 6'h00) $g[5:0] = G[5:0]$ $b[5:0] = \{B[5:1], 1\}$ (exception : if B[5:1]=5'h00, b[5:0] = 6'h00)
10	$r[5:0] = \{R[5:1], R[5]\}$ $g[5:0] = G[5:0]$ $b[5:0] = \{B[5:1], B[5]\}$
11	$r[5:0] = (R[5:1]==G[5:1]) ? \{R[5:1], G[0]\} : \{R[5:1], R[5]\}$ $g[5:0] = G[5:0]$ $b[5:0] = (B[5:1]==G[5:1]) ? \{B[5:1], G[0]\} : \{B[5:1], B[5]\}$

### 9.5.6 Display Control 1 (R07h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	PTDE1	PTDE0	0	0	0	BASEE	0	0	GON	DTE	CL	0	D1	D0
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**D[1:0]:** A graphics display is turned on when writing D1 = "1", and is turned off when writing D1 = "0".

When writing D1 = "0", the graphics display data is retained in the internal GRAM and the RM68090 displays the data when writing D1 = "1". When D1 = "0", i.e. while no display is shown on the panel, all source outputs becomes the GND level to reduce charging/discharging current, which is generated within the LCD while driving liquid crystal with AC voltage.

When the display is turned off by setting D1-0 = 2'b01, the RM68090 continues internal display operation.

When the display is turned off by setting D1-0 = 2'b00, the RM68090's internal display operation is halted completely. In combination with the GON, DTE setting, the D[1:0] setting controls display ON/OFF.

D[1:0]	BASEE	Source, VCOM Output	Internal Operation
2'h0	*	GND	Halt
2'h1	*	GND	Operation
2'h2	*	Non-lit display	Operation
2'h3	0	Non-lit display	Operation
	1	Base-image display	Operation

Note:

1. The data write operation from the microcomputer is independent on the D[1:0] setting.
2. The D[1:0] setting is valid on both 1st and 2nd displays
3. The non-lit display level from the source output pins is determined by instruction (PTS).

**CL:** When CL = 1, the RM68090 displays in 8-colors with low power consumption.

CL	Display color
0	262,144
1	8

**GON, DTE:** The combination of GON and DTE settings set the output level form gate lines (G1 ~ G320).

GON	DTE	G1~G320 Gate Output
0	0	VGH
0	1	VGH
1	0	VGL
1	1	Normal display

**BASEE:** Base image display enable bit.

BASEE = 0: No base image is displayed. The RM68090 drives liquid crystal with non-lit display level or drives only partial image display areas.

BASEE = 1: A base image is displayed on the screen.

The D[1:0] setting has precedence over the BASEE setting.

**PTDE[1:0]:** PTDE[0] is the display enable bit of partial image 1. PTDE[1] is the display enable bit of partial image 2. When PTDE1/0 = 0, the partial image is turned off and only base image is displayed on the screen.

When PTDE1/0 = 1, the partial image is displayed on the screen. In this case, turn off the base image by setting BASEE = 0.


### 9.5.7 Display Control 2 (R08h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	FP7	FP6	FP5	FP4	FP3	FP2	FP1	FP0	BP7	BP6	BP5	BP4	BP3	BP2	BP1	BP0
Default		0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0

**FP [7:0] / BP [7:0]:** Sets the number of lines for a front porch period / back porch period (a blank period following the end of display / (a blank period made before the beginning of display).

In external display interface operation, a back porch (BP) period starts on the falling edge of the VSYNC signal and the display operation starts after the back porch period. A blank period will start after a front porch (FP) period and it will continue until next VSYNC input is detected.

FP[7:0]	Front and Back Porch period (Line periods)
8'h00	Setting disabled
8'h01	Setting disabled
8'h02	2 lines
8'h03	3 lines
8'h04	4 lines
8'h05	5 lines
8'h06	6 lines
8'h07	7 lines
8'h08	8 lines
8'h09	9 lines
8'h0A	10 lines
...	...
8'h7F	127 lines
8'h80	128 lines
8'h81	Setting disabled
...	...
8'hFF	Setting disabled



Note : The output timing to the LCD panel is delayed by two line periods from the synchronous signal (VSYNC) input timing.

### 9.5.8 Display Control 3 (R09h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	PTS1	PTS0	0	0	PTG1	PTG0	ISC3	ISC2	ISC1	ISC0
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ISC [3:0]:** Set the scan cycle when setting PTG[1:0] = "10" to selects interval scan. The scan cycle is defined by from 0 to 29 as table below. The polarity is inverted in the same timing every interval scan cycle.

ISC[3:0]	Scan cycle	Time for interval when ( $f_{FLM}$ ) = 60Hz
4'h0	0 frames	-
4'h1	0 frames	-
4'h2	3 frames	50 ms
4'h3	5 frames	84 ms
4'h4	7 frames	117 ms
4'h5	9 frames	150 ms
4'h6	11 frames	184 ms
4'h7	13 frames	217 ms
4'h8	15 frames	251 ms
4'h9	17 frames	284 ms
4'hA	19 frames	317 ms
4'hB	21 frames	351 ms
4'hC	23 frames	384 ms
4'hD	25 frames	418 ms
4'hE	27 frames	451 ms
4'hF	29 frames	484 ms

**PTG[1:0]:** Sets the scan mode in non-display area. The scan mode selected by PTG[1:0] bits is applied in the non-display area when the base image is turned off and the non-display area other than the first and second partial display areas.

PTG1	PTG0	Gate in non-display area	Source in non-display area	VCOM output
0	0	Normal scan	PTS[2:0] setting	VCOMH/VCOML
0	1	Setting disabled	-	-
1	0	Interval scan	PTS[2:0] setting	VCOMH/VCOML
1	1	Setting disabled	-	-

**PTS[2:0]:** Sets the source output level in non-display area drive period. When PTS[2] = 1, the operation of amplifiers which generates the grayscales other than V0 and V63 are halted and the step-up clock frequency becomes half the normal frequency in order to reduce power consumption.

PTS[1:0]	Source / VCOM output in non-display area	
	Frame with gate scan	Frame without gate scan
2'h0	White	V63 / VCOML
2'h1	Black	V0 / VCOML
2'h2	White	GND / GND
2'h3	White	Hi-Z / Hi-Z

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

### 9.5.9 Display Control 4 (R0Ah)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	0	0	0	0	0	0	FMARKOE	FMI2	FMI1	FMI0
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**FMI[2:0]:** Sets the output interval of FMARK signal according to the display data rewrite cycle and data transfer rate.

**FMARKOE:** When FMARKOE = 1, the RM68090 starts outputting FMARK signal from the FMARK pin in the output interval set by FMI[2:0] bits.

FMI[2]	FMI[1]	FMI[0]	FMARK output interval
0	0	0	1 frame
0	0	1	2 frames
0	1	1	4 frames
1	0	1	6 frames
Other settings			Setting disabled

### 9.5.10 External Display Interface Control 1 (R0Ch)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	ENC2	ENC1	ENC0	0	0	0	RM	0	0	DM1	DM0	0	0	RIM1	RIM 0
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**RIM[1:0]:** Sets the interface format in RGB interface.

RIM[1:0]	RGB interface operation	Display color
2'h0	18-bit RGB interface (1 transfer/pixel) via DB17-0	262,144
2'h1	16-bit RGB interface (1 transfer/pixel) via DB17-13 and DB 11-1	65,536
2'h2	6-bit RGB interface (3 transfers/pixel) via DB17-12	262,144
2'h3	Setting disabled	-

Note:

1. Instruction bits are set via system interface.
2. Transfer the RGB dot data one by one in synchronization with DOTCLK in 6-bit RGB interface operation.

**DM[1:0]:** Selects the interface for the display operation. The DM[1:0] setting allows switching between internal clock operation mode and external display interface operation mode. However, switching between the RGB interface operation mode and the VSYNC interface operation mode is prohibited.

DM[1:0]	Display Interface
2'h0	Internal clock operations
2'h1	RGB interface
2'h2	VSYNC interface
2'h3	Setting disabled

**RM:** Selects the interface for RAM access operation. RAM access is possible only via the interface selected by the RM bit. Set RM = 1 when writing display data via RGB interface. When RM = 0, it is possible to write data via system interface while performing display operation via RGB interface.

RM	RAM Access Interface
0	System interface / VSYNC interface
1	RGB interface

**ENC[2:0]:** Sets the RAM write cycle via RGB interface.

ENC[2:0]	RAM Write Cycle (frame periods)
3'h0	1 frame
3'h1	2 frames
3'h2	3 frames
3'h3	4 frames
3'h4	5 frames
3'h5	6 frames
3'h6	7 frames
3'h7	8 frames

### 9.5.11 Frame Marker Position (R0Dh)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	0	FMP8	FMP7	FMP6	FMP5	FMP4	FMP3	FMP2	FMP1	FMP0
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**FMP[8:0]:** Sets the output position of frame cycle signal (frame marker). When FMP[8:0] = 9'h000, a high-active pulse FMARK is outputted at the start of back porch period for 1H period .  
Make sure the setting restriction 9'h000 ≤ FMP ≤ BP+NL+FP.

FMP[8:0]	FMARK output position
9'h000	0
9'h001	1 <sup>st</sup> line
9'h002	2 <sup>nd</sup> line
...	...
9'h175	373 <sup>rd</sup> line
9'h176	374 <sup>th</sup> line
9'h177	375 <sup>th</sup> line

### 9.5.12 External Display Interface Control 2 (R0Fh)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	0	0	0	0	0	VSPL	HSPL	0	EPL	DPL
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**DPL:** Sets the signal polarity of DOTCLK pin.

DPL = 0: input data on the rising edge of DOTCLK

DPL = 1: input data on the falling edge of DOTCLK

**EPL:** Sets the signal polarity of ENABLE pin.

EPL = 0: writes data DB17-0 when ENABLE = "0" and disables data write operation when ENABLE = "1".

EPL = 1: writes data DB17-0 when ENABLE = "1" and disables data write operation when ENABLE = "0".

**HSPL:** Sets the signal polarity of HSYNC pin.

HSPL = 0: low active

HSPL = 1: high active

**VSPL:** Sets the signal polarity of VSYNC pin.

VSPL = 0: low active

VSPL = 1: high active

## 9.6 Power Control

### 9.6.1 Power Control 1 (R10h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	SAP	0	BT2	BT1	BT0	APE	AP2	AP1	AP0	0	0	SLP	STB
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**SLP:** When SLP = 1, the RM68090 enters the sleep mode. In sleep mode, the internal display operation except RC oscillation is halted to reduce power consumption. In the sleep mode, the GRAM data and instructions cannot be updated except the following instruction, Exit sleep mode (SLP = "0").

**STB:** When STB = 1, the RM68090 enters the standby mode and the display operation stops except the GRAM power supply to reduce the power consumption. In the standby mode, the GRAM data and instructions cannot be updated except the following instruction, Exit standby mode (STB = "0").

**AP[2:0]:** Adjusts the constant current in the operational amplifier circuit in the LCD power supply circuit. The larger constant current enhances the drivability of the LCD, but it also increases the current consumption. Adjust the constant current taking the trade-off into account between the display quality and the current consumption. In no-display period, set AP[2:0] = 3'h0 to halt the operational amplifier circuits and the step-up circuits to reduce current consumption.

AP[2:0]	Gamma driver amplifiers	Source driver amplifiers
3'h0	Halt operation	Halt operation
3'h1	1.00	1.00
3'h2	1.00	0.75
3'h3	1.00	0.50
3'h4	0.75	1.00
3'h5	0.75	0.75
3'h6	0.75	0.50
3'h7	0.50	0.50

**APE:** Power supply enable bit.

Set APE = "1" to start the generation of power supply according to the power supply startup sequence.

**SAP:** Source Driver output control. SAP=0, Source driver is disabled. SAP=1, Source driver is enabled.

When starting the charge-pump of LCD in the Power ON stage, make sure that SAP=0, and set the SAP=1, after starting up the LCD power supply circuit.

**BT[2:0]:** Sets the factor used in the step-up circuits. Select the optimal step-up factor for the operating voltage. To reduce power consumption, set a smaller factor.

BT[2:0]	AVDD	VCL	VGH	VGL
3'h0				-VCI1 x 5
3'h1			VCI1 x 6	-VCI1 x 4
3'h2				-VCI1 x 3
3'h3		VCI1 x 2		-VCI1 x 5
3'h4			-VCI1	-VCI1 x 4
3'h5				-VCI1 x 3
3'h6			VCI1 x 5	-VCI1 x 4
3'h7				-VCI1 x 3
			VCI1 x 4	

Notes:

1. Connect capacitors where required when using AVDD, VGH, VGL and VCL voltages.
2. Set the following voltages within the respective ranges:

AVDD = 6.0V (max.)

### 9.6.2 Power Control 2 (R11h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	DC12	DC11	DC10	0	DC02	DC01	DC00	0	VC2	VC1	VC0
Default		0	0	0	0	0	1	1	1	0	1	1	1	0	0	0	0

**DC0[2:0] / DC1[2:0]:** Selects the operating frequency of the step-up circuit 1 / step-up circuit 2. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consumption. Adjust the frequency taking the trade-off between the display quality and the current consumption into account.

DC0[2:0]	Step-up circuit 1: step-up frequency ( $f_{DCDC1}$ )
3'h0	fbclk
3'h1	fbclk / 2
3'h2	fbclk / 4
3'h3	fbclk / 8
3'h4	fbclk / 16
3'h5	fbclk / 32
3'h6	fbclk / 64
3'h7	Halt Step-up circuit 1

DC1[2:0]	Step-up circuit 2: step-up frequency ( $f_{DCDC2}$ )
3'h0	fbclk / 4
3'h1	fbclk / 8
3'h2	fbclk / 16
3'h3	fbclk / 32
3'h4	fbclk / 64
3'h5	fbclk / 128
3'h6	fbclk / 256
3'h7	Halt Step-up circuit 2

Note: Make sure the DC0, DC1 setting restriction:  $f_{DCDC1} \geq f_{DCDC2}$ . "fbclk" is a clock for boost circuit.

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

**VC[2:0]:** Sets the output level voltages of VCI1.

VC[2:0]	VCI1 Voltage
3'h0	2.75V
3'h1	2.70V
3'h2	2.65V
3'h3	2.60V
3'h4	2.55V
3'h5	2.50V
3'h6	Disabled
3'h7	VCI(bypass)

### 9.6.3 Power Control 3 (R12h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	0	0	VCIRE	0	0	0	VRH3	VRH2	VRH1	VRH0
	Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**VCIRE:** Select the external reference voltage VCI or internal reference voltage VCIR.

**VCIRE = 0** External reference voltage VCI (**default**)

**VCIRE =1** Internal reference voltage 2.5V

**VRH[3:0]:** Sets the factor to generate GVDD from VCI.

VRH[3:0]	VCIRE=0	VCIRE=1
	GVDD Voltage	GVDD Voltage
4'h0	Halt	Halt
4'h1	VCI x 2.00	$2.5V \times 2.00 = 5.000V$
4'h2	VCI x 2.05	$2.5V \times 2.05 = 5.125V$
4'h3	VCI x 2.10	$2.5V \times 2.10 = 5.250V$
4'h4	VCI x 2.20	$2.5V \times 2.20 = 5.500V$
4'h5	VCI x 2.30	$2.5V \times 2.30 = 5.750V$
4'h6	VCI x 2.40	$2.5V \times 2.40 = 6.000V$
4'h7	VCI x 2.40	$2.5V \times 2.40 = 6.000V$
4'h8	VCI x 1.60	$2.5V \times 1.60 = 4.000V$
4'h9	VCI x 1.65	$2.5V \times 1.65 = 4.125V$
4'hA	VCI x 1.70	$2.5V \times 1.70 = 4.250V$
4'hB	VCI x 1.75	$2.5V \times 1.75 = 4.375V$
4'hC	VCI x 1.80	$2.5V \times 1.80 = 4.500V$
4'hD	VCI x 1.85	$2.5V \times 1.85 = 4.625V$
4'hE	VCI x 1.90	$2.5V \times 1.90 = 4.750V$
4'hF	VCI x 1.95	$2.5V \times 1.95 = 4.875V$

Notes:

1. Make sure the VC and VRH setting restrictions: GVDD  $\leq$  (AVDD-0.5)V.
2. When VCI<2.5V, internal reference voltage will be same as VCI.

### 9.6.4 Power Control 4 (R13h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	VDV4	VDV 3	VDV 2	VDV 1	VDV 0	0	0	0	0	0	0	0	0
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**VDV[4:0]:** Select the factor of GVDD to set the amplitude of VCOM alternating voltage from 0.70 to 1.24

x GVDD

VDV[4:0]	VCOM Amplitude	VDV[4:0]	VCOM Amplitude
5'h0	GVDD x 0.70	5'h10	GVDD x 0.94
5'h1	GVDD x 0.72	5'h11	GVDD x 0.96
5'h2	GVDD x 0.74	5'h12	GVDD x 0.98
5'h3	GVDD x 0.76	5'h13	GVDD x 1.00
5'h4	GVDD x 0.78	5'h14	GVDD x 1.02
5'h5	GVDD x 0.80	5'h15	GVDD x 1.04
5'h6	GVDD x 0.82	5'h16	GVDD x 1.06
5'h7	GVDD x 0.84	5'h17	GVDD x 1.08
5'h8	GVDD x 0.86	5'h18	GVDD x 1.10
5'h9	GVDD x 0.88	5'h19	GVDD x 1.12
5'hA	GVDD x 0.90	5'h1A	GVDD x 1.14
5'hB	GVDD x 0.92	5'h1B	GVDD x 1.16
5'hC	GVDD x 0.94	5'h1C	GVDD x 1.18
5'hD	GVDD x 0.96	5'h1D	GVDD x 1.20
5'hE	GVDD x 0.98	5'h1E	GVDD x 1.22
5'hF	GVDD x 1.00	5'h1F	GVDD x 1.24

### 9.7 RAM Access Instruction

#### 9.7.1 RAM Address Set (Horizontal Address) (R20h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	0	0	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### 9.7.2 RAM Address Set (Vertical Address) (R21h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	0	AD16	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**AD[16:0]:** A GRAM address set initially in the AC (Address Counter). The address in the AC is automatically updated according to the combination of AM, I/D[1:0] settings as the RM68090 writes data to the internal GRAM so that data can be written consecutively without resetting the address in the AC. The address is not automatically updated when reading data from the internal GRAM.

Note: In RGB interface operation (RM = "1"), the address AD16-0 is set in the address counter every frame on the falling edge of VSYNC.

AD[16:0]	GRAM Data Setting
17'h00000 ~ 17'h000EF	Bitmap data on the 1 <sup>st</sup> line
17'h00100 ~ 17'h001EF	Bitmap data on the 2 <sup>nd</sup> line
17'h00200 ~ 17'h002EF	Bitmap data on the 3 <sup>rd</sup> line
17'h00300 ~ 17'h003EF	Bitmap data on the 4 <sup>th</sup> line
17'h00400 ~ 17'h004EF	Bitmap data on the 5 <sup>th</sup> line
..	..
17'h13C00 ~ 17'h13CEF	Bitmap data on the 317 <sup>th</sup> line
17'h13D00 ~ 17'h13DEF	Bitmap data on the 318 <sup>th</sup> line
17'h13E00 ~ 17'h13EEF	Bitmap data on the 319 <sup>th</sup> line
17'h13F00 ~ 17'h13FEF	Bitmap data on the 320 <sup>th</sup> line

### 9.7.3 Write Data to GRAM (R22h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1																

RAM write data WD[17:0] is transferred via different data bus in different interface operation.


This register is the GRAM access port. When update the display data through this register, the address counter (AC) is increased/decreased automatically.

### 9.7.4 Read Data from GRAM (R22h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1																

RAM read data RD[17:0] is transferred via different data bus in different interface operation.

Read 18-bit data from GRAM through the read data register (RDR).



### 9.8 Power Control 7 (R29h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

W	1	0	0	0	0	0	0	0	0	0	0	VCM5	VCM4	VCM3	VCM2	VCM1	VCM0
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**VCM [5:0]:** Set internal VCOMH voltages.

VCM1[5:0]	VCOMH Voltage
6'h00	GVDD x 0.685
6'h01	GVDD x 0.690
6'h02	GVDD x 0.695
6'h03	GVDD x 0.700
6'h04	GVDD x 0.705
6'h05	GVDD x 0.710
6'h06	GVDD x 0.715
6'h07	GVDD x 0.720
6'h08	GVDD x 0.725
6'h09	GVDD x 0.730
6'h0A	GVDD x 0.735
6'h0B	GVDD x 0.740
6'h0C	GVDD x 0.745
6'h0D	GVDD x 0.750
6'h0E	GVDD x 0.755
6'h0F	GVDD x 0.760
6'h10	GVDD x 0.765
6'h11	GVDD x 0.770
6'h12	GVDD x 0.775
6'h13	GVDD x 0.780
6'h14	GVDD x 0.785
6'h15	GVDD x 0.790
6'h16	GVDD x 0.795
6'h17	GVDD x 0.800
6'h18	GVDD x 0.805
6'h19	GVDD x 0.810
6'h1A	GVDD x 0.815
6'h1B	GVDD x 0.820
6'h1C	GVDD x 0.825
6'h1D	GVDD x 0.830
6'h1E	GVDD x 0.835
6'h1F	GVDD x 0.840

VCM1[5:0]	VCOMH Voltage
6'h20	GVDD x 0.845
6'h21	GVDD x 0.850
6'h22	GVDD x 0.855
6'h23	GVDD x 0.860
6'h24	GVDD x 0.865
6'h25	GVDD x 0.870
6'h26	GVDD x 0.875
6'h27	GVDD x 0.880
6'h28	GVDD x 0.885
6'h29	GVDD x 0.890
6'h2A	GVDD x 0.895
6'h2B	GVDD x 0.900
6'h2C	GVDD x 0.905
6'h2D	GVDD x 0.910
6'h2E	GVDD x 0.915
6'h2F	GVDD x 0.920
6'h30	GVDD x 0.925
6'h31	GVDD x 0.930
6'h32	GVDD x 0.935
6'h33	GVDD x 0.940
6'h34	GVDD x 0.945
6'h35	GVDD x 0.950
6'h36	GVDD x 0.955
6'h37	GVDD x 0.960
6'h38	GVDD x 0.965
6'h39	GVDD x 0.970
6'h3A	GVDD x 0.975
6'h3B	GVDD x 0.980
6'h3C	GVDD x 0.985
6'h3D	GVDD x 0.990
6'h3E	GVDD x 0.995
6'h3F	GVDD x 1.000

## 9.9 Frame Rate and Color Control (R2Bh)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	0	0	0	0	0	0	FRS2	FRS2	FRS1	FRS0
	Default	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1

**FRS[4:0]** Set the frame rate when the internal resistor is used for oscillator circuit.

FRS[3:0]	Frame Rate	FRS[3:0]	Frame Rate
0000	30	1000	51
0001	31	1001	56
0010	33	1010	62
0011	35	1011	70 (default)
0100	38	1100	80
0101	40	1101	93
0110	43	1110	Setting Prohibited
0111	47	1111	Setting Prohibited

## 9.10 $\gamma$ Control

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
R30h	W	1	0	0	0	0	KP1[2]	KP1[1]	KP1[0]	0	0	0	0	0	KP0[2]	KP0[1]	KP0[0]	
R31h	W	1	0	0	0	0	KP3[2]	KP3[1]	KP3[0]	0	0	0	0	0	KP2[2]	KP2[1]	KP2[0]	
R32h	W	1	0	0	0	0	KP5[2]	KP5[1]	KP1[0]	0	0	0	0	0	KP4[2]	KP4[1]	KP4[0]	
R35h	W	1	0	0	0	0	RP1[2]	RP1[1]	RP1[0]	0	0	0	0	0	RP0[2]	RP0[1]	RP0[0]	
R36h	W	1	0	0	0	VRP1[4]	VRP1[3]	VRP1[2]	VRP1[1]	VRP1[0]	0	0	0	VRP0[4]	VRP0[3]	VRP0[2]	VRP0[1]	VRP0[0]
R37h	W	1	0	0	0	0	KN1[2]	KN1[1]	KN1[0]	0	0	0	0	0	KN0[2]	KN0[1]	KN0[0]	
R38h	W	1	0	0	0	0	KN3[2]	KN3[1]	KN3[0]	0	0	0	0	0	KN2[2]	KN2[1]	KN2[0]	
R39h	W	1	0	0	0	0	KN5[2]	KN5[1]	KN1[0]	0	0	0	0	0	KN4[2]	KN4[1]	KN4[0]	
R3Ch	W	1	0	0	0	0	RN1[2]	RN1[1]	RN1[0]	0	0	0	0	0	RN0[2]	RN0[1]	RN0[0]	
R3Dh	W	1	0	0	0	VRN1[4]	VRN1[3]	VRN1[2]	VRN1[1]	VRN1[0]	0	0	0	VRN0[4]	VRN0[3]	VRN0[2]	VRN0[1]	VRN0[0]

KP5-0[2:0] / KN5-0[2:0] :  $\gamma$  Fine Adjustment Register for positive/negative polarity

PRP1-0[2:0] / PRN1-0[2:0] :  $\gamma$  Gradient Adjustment Register for positive/negative polarity


VRP1-0[4:0] / VRN1-0[4:0]:  $\gamma$  Amplitude Adjustment Register for positive/negative polarity

## 9.11 Window Address Write Control Instruction

	R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R50h	W	1	0	0	0	0	0	0	0	HSA7	HSA6	HSA5	HSA4	HSA3	HSA2	HSA1	HSA0	
R51h	W	1	0	0	0	0	0	0	0	HEA7	HSA6	HSA5	HEA4	HEA3	HEA2	HEA1	HEA0	
R52h	W	1	0	0	0	0	0	0	0	VSA8	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0
R53h	W	1	0	0	0	0	0	0	0	VEA8	VEA7	VSA6	VSA5	VEA4	VEA3	VEA2	VEA1	VEA0
R50h	Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R51h		0	0	0	0	0	0	0	0	0	1	1	1	0	1	1	1	1
R52h		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R53h		0	0	0	0	0	0	0	0	1	0	0	1	1	1	1	1	1

**HSA[7:0], HEA[7:0]:** HSA[7:0] and HEA[7:0] are the start and end addresses of the window address area in horizontal direction, respectively. HSA[7:0] and HEA[7:0] specify the horizontal range to write data. Set HSA[7:0] and HEA[7:0] before starting RAM write operation. In setting, make sure that  $8'h00 \leq \text{HAS} < \text{HEA} \leq 8'hEF$  and  $8'h01 \leq \text{HEA} - \text{HSA}$ .

**VSA[8:0], VEA[8:0]:** VSA[8:0] and VEA[8:0] are the start and end addresses of the window address area in vertical direction, respectively. VSA[8:0] and VEA[8:0] specify the vertical range to write data. Set VSA[8:0] and VEA[8:0] before starting RAM write operation. In setting, make sure that  $9'h000 \leq \text{VSA} < \text{VEA} \leq 9'h13F$ .



Note: The window address range must be within the GRAM address space.

## 9.12 Base Image Display Control Instruction

	R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R60h	W	1	GS	0	NL5	NL4	NL3	NL2	NL1	NL0	0	0	SCN5	SCN4	SCN3	SCN2	SCN1	SCN0

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

R61h	W	1	0	0	0	0	0	0	0	0	0	0	0	0	0	NDL	VLE	REV
R6Ah	W	1	0	0	0	0	0	0	VL8	VL7	VL6	VL5	VL4	VL3	VL2	VL1	VLO	
R60h			0	0	1	0	0	1	1	1	0	0	0	0	0	0	0	0
R61h	Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R6Ah		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**REV:** Enables the grayscale inversion of the image by setting REV = 1. This enables the RM68090 to display the same image from the same set of data whether the liquid crystal panel is normally black or white. The source output level during front, back porch periods and blank periods is determined by register setting (PTS).

REV	GRAM Data	Source Output Level in Display Area	
		Positive Polarity	Negative Polarity
0	18'h00000	V63	V0
	...	...	...
	18'h3FFFF	V0	V63
1	18'h00000	V0	V63
	...	...	...
	18'h3FFFF	V63	V0

**VLE:** Vertical scroll display enable bit. When VLE = 1, the RM68090 starts displaying the base image from the line (of the physical display) determined by VL[8:0] bits. VL[8:0] sets the amount of scrolling, which is the number of lines to shift the start line of the display from the first line of the physical display. Note that the partial image display position is not affected by the base image scrolling. The vertical scrolling is not available in external display interface operation. In this case, make sure to set VLE = "0".

VLE	Base Image
0	Fixed
1	Enable scrolling

**NL[5:0]:** Sets the number of lines to drive the LCD at an interval of 8 lines. The GRAM address mapping is not affected by the number of lines set by NL[5:0]. The number of lines must be the same or more than the number of lines necessary for the size of the liquid crystal panel.

NL[5:0]	Number of Lines	NL[5:0]	Number of Lines	NL[5:0]	Number of Lines
6'h00	8 (lines)	6'h0E	112	6'h1C	232
6'h01	16	6'h0F	120	6'h1D	240
6'h02	24	6'h10	128	6'h1E	248
6'h03	32	6'h11	136	6'h1F	256
6'h04	40	6'h12	144	6'h20	264
6'h05	48	6'h13	152	6'h21	272
6'h06	48	6'h14	160	6'h22	280
6'h07	56	6'h15	168	6'h23	288
6'h08	64	6'h16	176	6'h24	296
6'h09	72	6'h17	184	6'h25	304
6'h0A	80	6'h18	192	6'h26	312

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

6'h0B	88	6'h19	200	6'h27	320
6'h0C	96	6'h1A	216	Others	Setting inhibited
6'h0D	104	6'h1B	224		

**SCN[5:0]:** Specifies the gate line where the gate driver starts scan.

SCN[5:0]	Gate Line No (Scan start position)			
	SM=0		SM=1	
	GS=0	GS=1	GS=0	GS=1
6'h00	G1	G320	G1	G320
6'h01	G9	G312	G17	G304
6'h02	G17	G304	G33	G288
6'h03	G25	G296	G49	G272
6'h04	G33	G288	G65	G256
6'h05	G41	G280	G81	G240
6'h06	G49	G272	G97	G224
6'h07	G57	G264	G113	G208
6'h08	G65	G256	G129	G192
6'h09	G73	G248	G145	G176
6'h0A	G81	G240	G161	G160
6'h0B	G89	G232	G177	G144
6'h0C	G97	G224	G193	G128
6'h0D	G105	G216	G209	G112
6'h0E	G113	G208	G225	G96
6'h0F	G121	G200	G241	G80
6'h10	G129	G192	G257	G64
6'h11	G137	G184	G273	G48
6'h12	G145	G176	G289	G32
6'h13	G153	G168	G305	G16
6'h14	G161	G160	G2	G319
6'h15	G169	G152	G18	G303
6'h16	G177	G144	G34	G287
6'h17	G185	G136	G50	G271
6'h18	G193	G128	G66	G255
6'h19	G201	G120	G82	G239
6'h1A	G209	G112	G98	G223
6'h1B	G217	G104	G114	G207
6'h1C	G225	G96	G130	G191
6'h1D	G233	G88	G146	G175
6'h1E	G241	G80	G162	G159
6'h1F	G249	G72	G178	G143
6'h20	G257	G64	G194	G127
6'h21	G265	G56	G210	G111
6'h22	G273	G48	G226	G95
6'h23	G281	G40	G242	G79
6'h24	G289	G32	G258	G63
6'h25	G297	G24	G274	G47
6'h26	G305	G16	G290	G31
6'h27	G313	G8	G306	G15
6'h28~6'h3F	Setting disabled	Setting disabled	Setting disabled	Setting disabled

**NDL:** Sets the source output level in non-lit display area. NDL bit can keep the non-display area lit on.

NDL	Non-display area	
	Positive	Negative

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

0	V63	V0
1	V0	V63

**VL[8:0]:** Sets the amount of scrolling of the base image. The base image is scrolled in vertical direction and displayed from the line which is determined by VL[8:0]. Make sure VL[8:0] ≤ 320.

**GS:** Sets the direction of scan by the gate driver. Set GS bit in combination with SM and SS bits for the convenience of the display module configuration and the display direction.

### 9.13 Partial Display Control Instruction

#### 9.13.1Partial Image 1: Display Position (R80h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	0	PTDP0[8]	PTDP0[7]	PTDP0[6]	PTDP0[5]	PTDP0[4]	PTDP0[3]	PTDP0[2]	PTDP0[1]	PTDP0[0]
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### 9.13.2Partial Image 1: RAM Address (Start Line Address) (R81h), (End Line Address) (R82h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	0	PTSA0[8]	PTSA0[7]	PTSA0[6]	PTSA0[5]	PTSA0[4]	PTSA0[3]	PTSA0[2]	PTSA0[1]	PTSA0[0]
W	1	0	0	0	0	0	0	0	PTEA0[8]	PTEA0[7]	PTEA0[6]	PTEA0[5]	PTEA0[4]	PTEA0[3]	PTEA0[2]	PTEA0[1]	PTEA0[0]
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### 9.13.3Partial Image 2: Display Position (R83h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	0	PTDP1[8]	PTDP1[7]	PTDP1[6]	PTDP1[5]	PTDP1[4]	PTDP1[3]	PTDP1[2]	PTDP1[1]	PTDP1[0]
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### 9.13.4Partial Image 2: RAM Address (Start Line Address) (R84h), (End Line Address) (R85h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	0	PTSA1[8]	PTSA1[7]	PTSA1[6]	PTSA1[5]	PTSA1[4]	PTSA1[3]	PTSA1[2]	PTSA1[1]	PTSA1[0]
W	1	0	0	0	0	0	0	0	PTEA1[8]	PTEA1[7]	PTEA1[6]	PTEA1[5]	PTEA1[4]	PTEA1[3]	PTEA1[2]	PTEA1[1]	PTEA1[0]
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**PTDP0[8:0]:** Sets the display position of partial image 1.

**PTDP1[8:0]:** Sets the display position of partial image 2.

**PTSA0[8:0] and PTEA0[8:0]:** Sets the start line and end line addresses of the RAM area, respectively for the partial image 1. In setting, make sure that PTSA0 ≤ PTEA0.

**PTSA1[8:0] and PTEA1[8:0]:** Sets the start line and end line addresses of the RAM area, respectively for the partial image 2. In setting, make sure that PTSA1 ≤ PTEA1.

## 9.14 Panel Interface Control Instruction

### 9.14.1 Panel Interface Control 1 (R90h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	DIVI1	DIVI0	0	0	0	RTNI4	RTNI3	RTNI2	RTNI1	RTNI0
Default		0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

**RTNI[4:0]:** Sets 1H (line) period. This setting is enabled while the RM68090's display operation is synchronized with internal clock.

**DIVI[1:0]:** Sets the division ratio of the internal clock frequency.

#### Frame Frequency Calculation

$$\text{Frame frequency} = \frac{f_{osc}}{\text{Clocks per line} \times \text{division ratio} \times (\text{line} + \text{BP} + \text{FP})} [\text{Hz}]$$

fosc : RC oscillation frequency

Line : Number of lines to drive the LCD (NL bits)

Division ratio : DIVI

Clocks per line : RTNI

DIVI[1:0]	Division Ratio	Internal operation clock unit
2'h0	1/1	1 OSC
2'h1	1/2	2 OSC
2'h2	1/4	4 OSC
2'h3	1/8	8 OSC

RTNI[4:0]	Clocks per line	RTNI[4:0]	Clocks per line	RTNI[4:0]	Clocks per line
5'h00~5'h0F	Setting inhibited	5'h15	21 clocks	5'h1B	27 clocks
5'h10	16 clocks	5'h16	22 clocks	5'h1C	28 clocks
5'h11	17 clocks	5'h17	23 clocks	5'h1D	29 clocks
5'h12	18 clocks	5'h18	24 clocks	5'h1E	30 clocks
5'h13	19 clocks	5'h19	25 clocks	5'h1F	31 clocks
5'h14	20 clocks	5'h1A	26 clocks		

### 9.14.2 Panel Interface Control 2 (R92h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	NOWI[2]	NOWI[1]	NOWI[0]	0	0	0	0	0	0	0	0
Default		0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0

**NOWI[2:0]:** Sets the non-overlap period of adjacent gate outputs. The setting is enabled in display operation synchronizing with the internal clock.

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

NOWI[2:0]	Non-overlap period
3'h0	Setting inhibited
3'h1	1 (internal clock)
3'h2	2
3'h3	3

NOWI[2:0]	Non-overlap period
3'h4	4
3'h5	5
3'h6	6
3'h7	Setting inhibited

Note: The internal clock is the frequency divided clock, which is set by DIVI[[1:0] bits.

### 9.14.3 Panel Interface Control 4 (R95h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	DIVE1	DIVE0	0	0	0	0	0	0	0	0
Default		0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

**DIVE[1:0]:** Sets the division ratio of DOTCLK when RM68090 display operation is synchronized with RGB interface signals.

Internal operation clock unit (DOTCLK)							
DIVE[1:0]	Division Ratio	18-bit, 1 transfer		DOTCLK =		6-bit, 3 transfer	
		RGB interface	5 MHz	RGB interface	15 MHz	RGB interface	15 MHz
2'h0	Setting inhibited	Setting inhibited	-	Setting inhibited	-		
2'h1	1/4	4 DOTCLKs	0.8 us	12 DOTCLKs	0.8 us		
2'h2	1/8	8 DOTCLKs	1.6 us	24 DOTCLKs	1.6 us		
2'h3	1/16	16 DOTCLKs	3.2 us	48 DOTCLKs	3.2 us		

#### 9.14.4 Panel Interface Control 5 (R97h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	NOWE[3]	NOWE[2]	NOWE[1]	NOWE[0]	0	0	0	0	0	0	0	
Default		0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	

**NOWE[3:0]:** Sets the non-overlap period of adjacent gate outputs. The setting is enabled in display operation via RGB interface.

NOWE[3:0]	Non-overlap period	NOWE[3:0]	Non-overlap period
4'h0	Setting inhibited	4'h8	8
4'h1	1 (clocks)	4'h9	9
4'h2	2	4'hA	10
4'h3	3	4'hB	Disabled
4'h4	4	4'hC	Disabled
4'h5	5	4'hD	Disabled
4'h6	6	4'hE	Disabled
4'h7	7	4'hF	Disabled

Note: 1 clock = (Number of data transfers/pixel) x DIVE (division ratio) [DOTCLK].

#### 9.15 OTP VCM Control

##### 9.15.1 OTP VCM Programming Control 1 (RA1h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	OTP_PGM_EN	0	0	0	0	0	VCM_OTP5	VCM_OTP4	VCM_OTP3	VCM_OTP2	VCM_OTP1	VCM_OTP0
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**OTP\_PGM\_EN:** OTP programming enable. When program OTP, must set this bit.

OTP data can be programmed 3 times.

**VCM\_OTP[5:0]:** OTP programming data for VCOMH voltage, the voltage refer to VCM[5:0] value.

##### 9.15.2 OTP VCM Status and Enable (RA2h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	PGM_CNT1	PGM_CNT0	VCM_D5	VCM_D4	VCM_D3	VCM_D2	VCM_D1	VCM_D0	0	0	0	0	0	0	VCM_EN	
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**PGM\_CNT[1:0]:** OTP programmed record. These bits are read only.

OTP_PGM_CNT[1:0]	Description
2'h0	OTP clean
2'h1	OTP programmed 1 time
2'h2	OTP programmed 2 times
2'h3	OTP programmed 3 times

**VCM\_D[5:0]:** OTP VCM data read value. These bits are read only.

**VCM\_EN:** OTP VCM data enable.

VCM\_EN=1: Set this bit to enable OTP VCM data to replace R29h VCM value.

VCM\_EN=0: Default value, use R29h VCM value.

### 9.15.3OTP VCM Programming ID Key (RA5h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	KEY 15	KEY 14	KEY 13	KEY 12	KEY 11	KEY 10	KEY 9	KEY 8	KEY 7	KEY 6	KEY 5	KEY 4	KEY 3	KEY 2	KEY 1	KEY 0
Default		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**KEY[15:0]:** OTP Programming ID key protection. Before writing OTP programming data RA1h, it must write RA5h with 0xAA55 value first to make OTP programming successfully. If RA5h is not written with 0xAA55, OTP programming will be fail. See OTP Programming flow.

### 9.16 CABC control

#### 9.16.1Write Display Brightness Value (RB1h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	0	0	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0

This command is used to adjust the brightness value of the display.

**DBV[7:0]:** control the brightness of manual setting or CABC in RM68051. The PWM output signal, LEDPWM, controls the LED driver IC to decide the display brightness

#### 9.16.2Read Display Brightness Value (RB2h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R	1	0	0	0	0	0	0	0	0	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0

This command is used to return the brightness value of the display.

DBV[7:0] is reset when display is in sleep-in mode.

DBV[7:0] is ‘0’ when bit BCTRL of “Write CTRL Display (B3h)” command is ‘0’.

DBV[7:0] is manual set brightness specified with “Write CTRL Display (B3h)” command when BCTRL bit is ‘1’.

When bit BCTRL of “Write CTRL Display (B3h)” command is ‘1’ and C1/C0 bit of “Write Content Adaptive Brightness Control (B5h)” command are ‘0’, DBV[7:0] output is the brightness value specified with “Write Display Brightness (B1h)” command.

#### 9.16.3Write CTRL Display Value (RB3h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	0	0	0	0	BCTRL	0	DD	BL	0	0

This command is used to set the brightness control mechanism.

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

**BCTRL:** Brightness control block on/off. This bit is always used to switch brightness for display.

BCTRL	Description
0	Brightness Control Block OFF (DBV[7:0]=00H)
1	Brightness Control Block ON (DBV[7:0] is active)

**DD:** Display Dimming Control.

DD	Description
0	Display Dimming OFF
1	Display Dimming ON

**BL:** Backlight Control.

BL	Description
0	Backlight Control OFF
1	Backlight Control ON

Dimming function is adapted to the brightness registers for display when bit BCTRL is changed at DD=1,  
e.g. BCTRL: 0 → 1 or 1 → 0.

When BL bit change from “On” to “Off”, backlight is turned off without gradual dimming, even if  
dimming-on (DD=1) are selected

#### 9.16.4 Read CTRL Display Value (RB4h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R	1	0	0	0	0	0	0	0	0	0	0	BCTRL	0	DD	BL	0	0

This command is used to read the status of the brightness control mechanism.

#### 9.16.5 Write Content Adaptive Brightness Control Value (RB5h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C[1]	C[0]

This command is used to set parameters for image content based adaptive brightness control functionality. There is possible to use 4 different modes for content adaptive image functionality, which are defined on a table below.

C[1:0]	Description
2'h0	CABC OFF
2'h1	User Interface Image
2'h2	Still Picture
2'h3	Moving Image

#### 9.16.6 Read Content Adaptive Brightness Control Value (RB6h)

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C[1]	C[0]

This command is used to read the status for image content based adaptive brightness control functionality.

**9.16.7 Write CABC Minimum Brightness (RBEh)**

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	0	0	CMB[7]	CMB[6]	CMB[5]	CMB[4]	CMB[3]	CMB[2]	CMB[1]	CMB[0]

This command is used to set the minimum brightness value of the display for CABC function.

CMB[7:0]: CABC minimum brightness control, this parameter is used to avoid too much brightness reduction.

When CABC is active, CABC can not reduce the display brightness to less than CABC minimum brightness setting. Image processing function is worked as normal, even if the brightness can not be changed. This function does not affect to the other function, manual brightness setting. Manual brightness can be set the display brightness to less than CABC minimum brightness. Smooth transition and dimming function can be worked as normal.

When display brightness is turned off (BCTRL=0 of "Write CTRL Display (B3h)"), CABC minimum brightness setting is ignored.

In principle relationship is that 00h value means the lowest brightness for CABC and FFh value means the highest brightness for CABC.

**9.16.8 Read CABC Minimum Brightness (RBFh)**

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R	1	0	0	0	0	0	0	0	0	CMB[7]	CMB[6]	CMB[5]	CMB[4]	CMB[3]	CMB[2]	CMB[1]	CMB[0]

This command is used to read the minimum brightness value of the display for CABC function.

**9.17 Deep standby control (RE6h)**

R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSTB
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

DSTB: When DSTB = 1, the RM68090 enters the deep standby mode. In deep standby mode, the internal logic power supply is turned off to reduce power consumption. The GRAM data and instruction setting are not kept when the RM68090 enters the deep standby mode, and they would be reset automatically after exiting deep standby mode.

To exit deep standby mode, nCS pin needs to be toggled from low to high 6 times.

## 10. Instruction List

No.	Register Name	R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
IR	Index Register	W	0	*	*	*	*	*	*	*	*	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
00h	Driver Code Read	RO	1	0	1	1	0	1	0	0	0	0	0	0	0	1	0	0	1
01h	Driver Output Control 1	W	1	0	0	0	0	0	SM	0	SS	0	0	0	0	0	0	0	0
02h	LCD Driving Control	W	1	0	0	0	0	0	0	B/C	0	0	0	0	0	0	0	0	0
03h	Entry Mode	W	1	TRI	DFM	0	BGR	0	0	0	0	ORG	0	I/I1	I/D0	AM	0	0	0
04h	Resize Control	W	1	0	0	0	0	0	0	RCV1	RCV2	0	0	RCH1	RCH0	0	0	RSZ1	RSZ0
05h	16 bits data format control	W	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	EPF1	EPF0
07h	Display Control 1	W	1	0	0	PTDE1	PTDE0	0	0	0	BASEE	0	0	GON	DTE	CL	0	D1	D0
08h	Display Control 2	W	1	FP7	FP6	FP5	FP4	FP3	FP2	FP1	FP0	BP7	BP6	BP5	BP4	BP3	BP2	BP1	BP0
09h	Display Control 3	W	1	0	0	0	0	0	0	PTS1	PTS0	0	0	PTG1	PTG0	ISC3	ISC2	ISC1	ISC0
0Ah	Display Control 4	W	1	0	0	0	0	0	0	0	0	0	0	0	0	FMAR KOE	FMI2	FMI1	FMI0
0Ch	RGB Display Interface Control 1	W	1	0	ENC2	ENC1	ENC0	0	0	0	RM	0	0	DM1	DM0	0	0	RIM1	RIM0
0Dh	Frame Maker Position	W	1	0	0	0	0	0	0	0	FMP8	FMP7	FMP6	FMP5	FMP4	FMP3	FMP2	FMP1	FMP0
0Fh	RGB Display Interface Control 2	W	1	0	0	0	0	0	0	0	0	0	0	0	VSPL	HSPL	0	EPL	DPL
10h	Power Control 1	W	1	0	0	0	SAP	0	BT2	BT1	BT0	APE	AP2	AP1	AP0	0	0	SLP	STB
11h	Power Control 2	W	1	0	0	0	0	0	DC12	DC11	DC10	0	DC02	DC01	DC00	0	VC2	VC1	VC0
12h	Power Control 3	W	1	0	0	0	0	0	0	0	0	VCIRE	0	0	0	VRH3	VRH2	VRH1	VRH0
13h	Power Control 4	W	1	0	0	0	VDV4	VDV 3	VDV 2	VDV 1	VDV 0	0	0	0	0	0	0	0	0
20h	Horizontal GRAM Address Set	W	1	0	0	0	0	0	0	0	0	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
21h	Vertical GRAM Address Set	W	1	0	0	0	0	0	0	0	AD16	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

22h	Write Data to GRAM	RAM write data WD[17:0] / read data RD[17:0] is transferred via different data bus in different interface operation.																		
29h	Power Control 7	W	1	0	0	0	0	0	0	0	0	0	0	VCM5	VCM4	VCM3	VCM2	VCM1	VCM0	
2Bh	Frame Rate and Color Control	W	1	0	0	0	0	0	0	0	0	0	0	0	0	FRS2	FRS2	FRS1	FRS0	
30h	Gamma Control 1	W	1	0	0	0	0	KP1[2]	KP1[1]	KP1[0]	0	0	0	0	0	KP0[2]	KP0[1]	KP0[0]		
31h	Gamma Control 2	W	1	0	0	0	0	KP3[2]	KP3[1]	KP3[0]	0	0	0	0	0	KP2[2]	KP2[1]	KP2[0]		
32h	Gamma Control 3	W	1	0	0	0	0	KP5[2]	KP5[1]	KP1[0]	0	0	0	0	0	KP4[2]	KP4[1]	KP4[0]		
35h	Gamma Control 4	W	1	0	0	0	0	RP1[2]	RP1[1]	RP1[0]	0	0	0	0	0	RP0[2]	RP0[1]	RP0[0]		
36h	Gamma Control 5	W	1	0	0	0	VRP1[4]	VRP1[3]	VRP1[2]	VRP1[1]	VRP1[0]	0	0	0	VRP0[4]	VRP0[3]	VRP0[2]	VRP0[1]	VRP0[0]	
37h	Gamma Control 6	W	1	0	0	0	0	0	KN1[2]	KN1[1]	KN1[0]	0	0	0	0	0	KN0[2]	KN0[1]	KN0[0]	
38h	Gamma Control 7	W	1	0	0	0	0	0	KN3[2]	KN3[1]	KN3[0]	0	0	0	0	0	KN2[2]	KN2[1]	KN2[0]	
39h	Gamma Control 8	W	1	0	0	0	0	0	KN5[2]	KN5[1]	KN1[0]	0	0	0	0	0	KN4[2]	KN4[1]	KN4[0]	
3Ch	Gamma Control 9	W	1	0	0	0	0	0	RN1[2]	RN1[1]	RN1[0]	0	0	0	0	0	RN0[2]	RN0[1]	RN0[0]	
3Dh	Gamma Control 10	W	1	0	0	0	VRN1[4]	VRN1[3]	VRN1[2]	VRN1[1]	VRN1[0]	0	0	0	VRN0[4]	VRN0[3]	VRN0[2]	VRN0[1]	VRN0[0]	
50h	Horizontal Address Start Position	W	1	0	0	0	0	0	0	0	0	HSA7	HSA6	HSA5	HSA4	HSA3	HSA2	HSA1	HSA0	
51h	Horizontal Address End Position	W	1	0	0	0	0	0	0	0	0	HEA7	HEA6	HSA5	HEA4	HEA3	HEA2	HEA1	HEA0	
52h	Vertical Address Start Position	W	1	0	0	0	0	0	0	0	0	VSA8	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0
53h	Vertical Address End Position	W	1	0	0	0	0	0	0	0	0	VEA8	VEA7	VSA6	VSA5	VEA4	VEA3	VEA2	VEA1	VEA0
60h	Driver Output Control 2	W	1	GS	0	NL5	NL4	NL3	NL2	NL1	NL0	0	0	SCN5	SCN4	SCN3	SCN2	SCN1	SCN0	
61h	Base Image Display Control	W	1	0	0	0	0	0	0	0	0	0	0	0	0	0	NDL	VLE	REV	
66h	SPI Read/Write Control	W	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R/WX	
6Ah	Vertical Scroll Control	W	1	0	0	0	0	0	0	0	0	VL8	VL7	VL6	VL5	VL4	VL3	VL2	VL1	VL0
80h	Partial Image 1 Display Position	W	1	0	0	0	0	0	0	0	0	PTDP0[8]	PTDP0[7]	PTDP0[6]	PTDP0[5]	PTDP0[4]	PTDP0[3]	PTDP0[2]	PTDP0[1]	PTDP0[0]
81h	Partial Image 1 Area (Start Line)	W	1	0	0	0	0	0	0	0	0	PTSA0[8]	PTSA0[7]	PTSA0[6]	PTSA0[5]	PTSA0[4]	PTSA0[3]	PTSA0[2]	PTSA0[1]	PTSA0[0]
82h	Partial Image 1 Area (End Line)	W	1	0	0	0	0	0	0	0	0	PTEA0[8]	PTEA0[7]	PTEA0[6]	PTEA0[5]	PTEA0[4]	PTEA0[3]	PTEA0[2]	PTEA0[1]	PTEA0[0]

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

83h	Partial Image 2 Display Position	W	1	0	0	0	0	0	0	PTDP1[8]	PTDP1[7]	PTDP1[6]	PTDP1[5]	PTDP1[4]	PTDP1[3]	PTDP1[2]	PTDP1[1]	PTDP1[0]	
84h	Partial Image 2 Area (Start Line)	W	1	0	0	0	0	0	0	PTSA1[8]	PTSA1[7]	PTSA1[6]	PTSA1[5]	PTSA1[4]	PTSA1[3]	PTSA1[2]	PTSA1[1]	PTSA1[0]	
85h	Partial Image 2 Area (End Line)	W	1	0	0	0	0	0	0	PTEA1[8]	PTEA1[7]	PTEA1[6]	PTEA1[5]	PTEA1[4]	PTEA1[3]	PTEA1[2]	PTEA1[1]	PTEA1[0]	
90h	Panel Interface Control 1	W	1	0	0	0	0	0	DIVI1	DIVI0	0	0	0	RTNI4	RTNI3	RTNI2	RTNI1	RTNI0	
92h	Panel Interface Control 2	W	1	0	0	0	0	0	NOWI[2]	NOWI[1]	NOWI[0]	0	0	0	0	0	0		
95h	Panel Interface Control 4	W	1	0	0	0	0	0	DIVE1	DIVE0	0	0	0	0	0	0	0		
97h	Panel Interface Control 5	W	1	0	0	0	0	0	NOWE[3]	NOWE[2]	NOWE[1]	NOWE[0]	0	0	0	0	0		
A1h	OTP VCM Programming Control	W	1	0	0	0	0	0	OTP_PG_M_EN	0	0	0	0	VCM_OTP5	VCM_OTP4	VCM_OTP3	VCM_OTP2	VCM_OTP1	VCM_OTP0
A2h	OTP VCM Status and Enable	W	1	PGM_CNT1	PGM_CNT0	VCM_D5	VCM_D4	VCM_D3	VCM_D2	VCM_D1	VCM_D0	0	0	0	0	0	0	VCM_EN	
A5h	OTP Programming ID Key	W	1	KEY 15	KEY 14	KEY 13	KEY 12	KEY 11	KEY 10	KEY 9	KEY 8	KEY 7	KEY 6	KEY 5	KEY 4	KEY 3	KEY 2	KEY 1	KEY 0
E6h	Deep stand by mode control	W	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSTB	

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

## 11. Interface and Data Format

The RM68090 supports system interface for making instruction and other settings, and external display interface for displaying a moving picture. The RM68090 can select the optimum interface for the display (moving or still picture) in order to transfer data efficiently.

As external display interface, the RM68090 supports RGB interface and VSYNC interface, which enables data rewrite operation without flicker effect of the moving picture on display.

In RGB interface operation, the display operation is executed in synchronization with synchronous signals VSYNC, HSYNC, and DOTCLK. In synchronization with these signals, the RM68090 writes display data according to data enable signal (ENABLE) via RGB data signal bus (DB17-0). The display data is stored in the RM68090's GRAM so that data is transferred only when rewriting the frames of moving picture and the data transfer required for moving picture display can be minimized. The window address function specifies the RAM area to write data for moving picture display, which enables displaying a moving picture and RAM data in other than the moving picture area simultaneously.

In VSYNC interface operation, the internal display operation is synchronized with the frame synchronization signal (VSYNC). The VSYNC interface enables a moving picture display via system interface by writing the data to the GRAM at faster than the minimum calculated speed in synchronization with the falling edge of VSYNC. In this case, there are restrictions in setting the frequency and the method to write data to the internal RAM.

The RM68090 operates in either one of the following four modes according to the state of the display.

The operation mode is set in the external display interface control register (R0Ch). When switching from one mode to another, make sure to follow the relevant sequence in setting instruction bits.

Operation Mode	RAM Access Setting (RM)	Display Operation Mode (DM)
Internal clock operation (displaying still pictures)	System interface (RM = 0)	Internal clock operation (DM1-0 = 00)
RGB interface (1) (displaying moving pictures)	RGB interface (RM = 1)	RGB interface (DM1-0 = 01)
RGB interface (2) (rewriting still pictures while displaying moving pictures)	System interface (RM = 0)	RGB interface (DM1-0 = 01)
VSYNC interface (displaying moving pictures)	System interface (RM = 0)	VSYNC interface (DM1-0 = 10)

Notes:

1. Instructions are set only via system interface.
2. The RGB and VSYNC interfaces cannot be used simultaneously.

## 12. System Interface

The following are the kinds of system interfaces available with the RM68090. The interface operation is selected by setting the IM3/2/1/0 pins. The system interface is used for instruction setting and RAM access.

IM3	IM2	IM1	IM0	Interfacing Mode with MPU	DB pins	Colors
0	0	0	0	80-system 8-bit bus interface I	DB7-0	262,144
0	0	0	1	80-system 16-bit bus interface I	DB15-0	262,144
0	0	1	0	80-system 9-bit bus interface I	DB8-0	262,144
0	0	1	1	80-system 18-bit bus interface I	DB17-10	262,144
0	1	0	0	Setting disabled		
0	1	0	1	3-wire 9-bit data serial interface	SDA	262,144
0	1	1	0	4-wire 8-bit data serial interface	SDA	65,536
0	1	1	1	Setting disabled		
1	0	0	0	80-system 16-bit bus interface II	DB17-10, DB8-1	262,144
1	0	0	1	80-system 8-bit bus interface II	DB17-10	262,144
1	0	1	0	80-system 18-bit bus interface II	DB17-0	262,144
1	0	1	1	80-system 9-bit bus interface II	DB17-9	262,144
1	1	*	*	Clock synchronous serial interface	(SDI, SDO)	65,536

### 12.1 80-system 18-bit Bus Interface





Figure 3 18-bit bus interface for 80-system

### Instruction write



### Instruction read





Figure 4 18-bit Interface Data Format (Instruction Write / Instruction Read)

### RAM data write



### RAM data read




Figure 5 18-bit Interface Data Format (RAM Data Write / RAM Data Read)

## 12.2 80-system 16-bit Bus Interface






Figure 6 16-bit bus interface for 80-system

Instruction write




Instruction read




Note: Data cannot be transferred in twice in read operation via 16-bit interface

Figure 7 16-bit Interface Data Format (Instruction Write / Instruction Read)


### RAM data write (single transfer mode: TRIREG = 0)



### RAM data write (2 transfer mode: TRIREG = 1, DFM = 0)



### RAM data write (2 transfer mode: TRIREG = 1, DFM = 1)



**Figure 8 16-bit Interface Data Format (RAM data write)**

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

RAM data read (single transfer: TRIREG = 0)




Figure 9 16-bit Interface Data Format (RAM data read)

### 12.3 80-system 9-bit Bus Interface

When transferring 16-bit instruction, it is divided into upper and lower 8 bits, and the upper 8 bits are transferred first (the LSB is not used). The RAM write data is also divided into upper and lower 9 bits, and the upper 9 bits are transferred first. The unused DB pins must be fixed at either VDDI or GND level.

When transferring the index register setting, make sure to write upper byte (8 bits).





Figure 10 9-bit bus interface for 80-system

## Instruction write



## Instruction read





Figure 11 9-bit Interface Data Format (Instruction Write / Device Code Read)

## RAM data write



## RAM data read




Figure 12 9-bit Interface Data Format (RAM Data Write / RAM Data Read)

#### 12.4 80-system 8-bit Bus Interface

When transferring 16-bit instruction, it is divided into upper and lower 8 bits, and the upper 8 bits are transferred first. The RAM write data is also divided into upper and lower 8 bits, and the upper 8 bits are transferred first. The RAM write data is expanded into 18 bits internally as shown below. The unused DB pins must be fixed at either VDDI or GND level. When transferring the index register setting, make sure to write upper byte (8 bits).





Figure 13 8-bit bus interface for 80-system

## Instruction write



## Instruction read






Figure 14 8-bit Interface Data Format (Instruction Write / Device Code Read)

### RAM data write (2-transfer mode: TRIREG = 0)



### RAM data write (3-transfer mode: TRIREG = 1, DFM = 0)



### RAM data write (3-transfer mode: TRIREG = 1, DFM = 1)




Figure 15 8-bit Interface Data Format (RAM Data Write)

## RAM data read




Figure 16 8-bit Interface Data Format (RAM Data Read)

## 12.5 Serial Interface

The serial interface is selected by setting the IM3/2/1 pins to the GND/VDDI/GND levels, respectively. The data is transferred via chip select line (nCS), serial transfer clock line (SCL), serial data input line (SDI), and serial data output line (SDO). In serial interface operation, the IM0/ID pin functions as the ID pin, and the DB17-0 pins, not used in this mode, must be fixed at either VDDI or GND level.

The SPI interface operation enables from the falling edge of nCS and ends of data transfer on the rising edge of nCS. The start byte is transferred to start the SPI interface and the read/write operation and RS information are also included in the start byte. When the start byte is matched, the subsequent data is received by RM68090.

The seventh bit of start byte is RS bit. When RS = "0", either index write operation or status read operation is executed. When RS = "1", either register write operation or RAM read/write operation is executed. The eighth bit of the start byte is used to select either read or write operation (R/W bit). Data is written when the R/W bit is "0" and read back when the R/W bit is "1".

After receiving the start byte, RM68090 starts to transfer or receive the data in unit of byte and the data transfer starts from the MSB bit. All the registers of the RM68090 are 16-bit format and receive the first and the second byte data as the upper and the lower eight bits of the 16-bit register respectively. In SPI mode, 5 bytes dummy read is necessary and the valid data starts from 6<sup>th</sup> byte of read back data.



**Table 15 Start Byte Format**

Transferred Bits	S	1	2	3	4	5	6	7	8
Start byte format	Transfer start			Device ID code			RS	R/W	
		0	1	1	1	0	ID	1/0	1/0


Note: The ID bit is determined by setting the IM0/ID pin.

**Table 16 Functions of RS, R/W bits**


RS	R/W	Function
0	0	Set index register
0	1	Read a status
1	0	Write instruction or RAM data
1	1	Read instruction or RAM data

**Instruction**

**RAM data write**

**Figure 17 Serial Interface Data Format**


**(a) Basic data transmission through SPI**




**(b) Consecutive transmission through SPI**



**(c) GRAM data read transmission (TRI="0")**




**(d) Status/register read transmission**




Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

(e) Basic RAMdata transmission through SPI (TRI="1")



(f) GRAM data write transmission through SPI (TRI="1")



(g) GRAM data read transmission (TRI="1")




Figure 18 Data Transfer in Serial Interface


## 12.6 3-wire 9-bit data Serial Interface

This SPI mode uses a 3-wire 9-bit serial interface. The chip-select nCS (active low) enables and disables the serial interface. SCL is the serial data clock and SDA is serial data.


Serial data must be input to SDA in the sequence D/CX, D7 to D0. The RM68090 catches the data at the rising edge of SCL signal. The first bit of serial data D/CX is data/command flag. D/CX = "1" indicates that D7 to D0 bits are display RAM data or command parameters. D/CX = "0" indicates that D7 to D0 bits are commands.

When users need to read back the register or GRAM data, the register R66h must be set to "1" first, and then write the register index to read back the register or GRAM data.


(a) Register Write Mode




(b) Register Read Mode




(c) GRAM Write Mode (TRI=“0”)




(d) GRAM Write Mode (TRI="1")



(e) GRAM Read Mode (TRI="0")



(f) GRAM Read Mode (TRI="1")




**Figure 19 Data Transfer in 3-wire Serial Interface**

## 12.7 4-wire 8-bit data Serial Interface


This SPI mode uses a 4-wire 8-bit serial interface. The chip-select nCS (active low) enables and disables the serial interface. D/CX (input through RS pin) is the command or data select signal, SCL is the serial data clock and SDA is serial data.

Serial data must be input to SDA in the sequence D7 to D0. The RM68090 catches the data at the rising edge of SCL signal. The D/CX signal indicates data/command. D/CX = "1" indicates that D7 to D0 bits are display RAM data or command parameters. D/CX = "0" indicates that D7 to D0 bits are commands.


(a) Register Write Mode




(b) Register Read Mode




(c) GRAM Write Mode (TRI='0')



(d) GRAM Write Mode (TRI="1")



(e) GRAM Read Mode (TRI="0")



(f) GRAM Read Mode (TRI="1")





Figure 20 Data Transfer in 4-wire Serial Interface

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.


## 13. VSYNC Interface

RM68090 supports the VSYNC interface in synchronization with the frame-synchronizing signal VSYNC to display the moving picture with the system interface. When the VSYNC interface is selected to display a moving picture, the minimum GRAM update speed is limited and the VSYNC interface is enabled by setting DM[1:0] = "10" and RM = "0".



**Figure 21 VSYNC Interface connection**

In the VSYNC mode, the display operation is synchronized with the internal clock and VSYNC input and the frame rate is determined by the pulse rate of VSYNC signal. All display data are stored in GRAM to minimize total data transfer required for moving picture display.



**Figure 22 Moving Picture Data Transfers via VSYNC Interface**

The VSYNC interface has the minimum for RAM data write speed and internal clock frequency, which must be more than the values calculated from the following formulas, respectively.

Internal clock frequency (fosc) [Hz]

$$= \text{FrameRate} \times (\text{DisplayLines(NL)} + \text{FrontPorch(FP)} + \text{BackPorch(BP)}) \times \text{ClocksPerLine(RTN)} \times \text{variance}$$

$$\text{RAM Write Speed(min.)[Hz]} > \frac{240 \times \text{DisplayLines(NL)}}{(\text{FrontPorch(FP)} + \text{BackPorch(BP)} + \text{DisplayLines(NL)} - \text{margins}) \times 16(\text{clocks}) \times \frac{1}{\text{fosc}}}$$

Note: When RAM write operation is not started right after the falling edge of VSYNC, the time from the falling edge of VSYNC until the start of RAM write operation must also be taken into account.

An example of calculating minimum RAM writing speed and internal clock frequency in VSYNC interface operation is as follows.

**[Example]**

Panel Size	240 RGB x 320 lines (NL = 6'h27: 320 lines)
Total number of lines (NL)	320 lines
Black/front porch	14/2 lines (BP = 8'h0E, FP = 8'h02)
Frame frequency	60 Hz

**Internal clock frequency (fosc) [Hz]**

$$= 60 \text{ Hz} \times (320 + 2 + 14) \text{ lines} \times 16 \text{ clocks} \times 1.1 / 0.9 = 394 \text{ kHz}$$

When calculate the internal clock frequency, the oscillator variation is needed to be taken into consideration. In the above example, the calculated internal clock frequency with  $\pm 10\%$  margin variation is considered and ensures to complete the display operation within one VSYNC cycle. The causes of frequency variation come from fabrication process of LSI, room temperature, external resistors and VCI voltage variation.

**Minimum speed for RAM writing [Hz]**

$$> 240 \times 320 / \{((14 + 320 - 2) \text{ lines} \times 16 \text{ clocks}) \times 1/394 \text{ kHz}\} = 5.7 \text{ MHz}$$


The above theoretical value is calculated based on the premise that the RM68090 starts to write data into the internal GRAM on the falling edge of VSYNC. There must at least be a margin of 2 lines between the physical display line and the GRAM line address where data writing operation is performed. The GRAM write speed of 5.7MHz or more will guarantee the completion of GRAM write operation before the RM68090 starts to display the GRAM data on the screen and enable to rewrite the entire screen without flicker.

Notes:

1. The minimum GRAM write speed must be satisfied and the frequency variation must be taken into consideration.
2. The display frame rate is determined by the VSYNC signal and the period of VSYNC must be longer than the scan period of an entire display.
3. When switching from the internal clock operation mode (DM[1:0] = "00") to the VSYNC


interface mode or inversely, the switching starts from the next VSYNC cycle, i.e. after completing the display of the frame.

4. The partial display and vertical scroll functions are not available in VSYNC interface mode and set the AM bit to "0" to transfer display data.




**Figure 23 RAM Write Speed Margins**

System Interface Mode à VSYNC Interface Mode



VSYNC Interface Mode à System Interface Mode




**Figure 24 Sequences to Switch between VSYNC and Internal Clock Operation Modes**

## 14. RGB Interface

The RM68090 supports the RGB interface. The interface format is set by RIM[1:0] bits. The internal RAM is accessible via RGB interface.

**Table 17 RGB interface**

RIM1	RIM0	RGB Interface	DB Pin
0	0	18-bit RGB interface	DB17-0
0	1	16-bit RGB interface	DB17-13, DB11-1
1	0	6-bit RGB interface	DB17-12
1	1	Setting inhibited	-



- Notes:
1. The front porch period continues until next VSYNC input is detected.
  2. Make sure to match the VSYNC, HSYNC, and DOTCLK frequencies to the resolution of liquid crystal panel.

**Figure 25 Display Operation via RGB Interface**

### 14.1 RGB Interface Timing

The timing relationship of signals in RGB interface operation is as follows.




Figure 26 16-/18-bit RGB Interface Timing

Notes:

1. VLW: VSYNC Low period,
2. HLW: HSYNC Low period,
3. DTST: data transfer setup time




Figure 27 6-bit RGB Interface Timing

Notes:

1. VLW: VSYNC Low period,
2. HLW: HSYNC Low period,
3. DTST: data transfer setup time
4. In 6-bit RGB interface operation, set the VSYNC, HSYNC, ENABLE, DOTCLK cycles so that one pixel is transferred in units of three DOTCLKs via DB17-12.

## 14.2 Moving Pictures Mode

RM68090 has the RGB interface to display moving picture and incorporates GRAM to store display data, which has following advantages in displaying a moving picture.

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

- The window address function defined the update area of GRAM.
- Only the moving picture area of GRAM is updated.
- When display the moving picture in RGB interface mode, the DB[17:0] can be switched as system interface to update still picture area and registers, such as icons.

#### 14.3 RAM access via system interface in RGB interface operation

RM68090 allows GRAM access via the system interface in RGB interface mode. In RGB interface mode, data are written to the internal GRAM in synchronization with DOTCLK and ENABLE signals. When write data to the internal GRAM by the system interface, set ENABLE to terminate the RGB interface and switch to the system interface to update the registers (RM = "0") and the still picture of GRAM. When restart RAM access in RGB interface mode, wait one read/write cycle and then set RM = "1" and the index register to R22h to start accessing RAM via the RGB interface. If RAM accesses via two interfaces conflicts, there is no guarantee that data are written to the internal GRAM.

The following figure illustrates the operation of the RM68090 when displaying a moving picture via the RGB interface and rewriting the still picture RAM area via the system interface.




Figure 28 Updating the Still Picture Area while Displaying Moving Picture

#### 14.4 6-bit RGB interface

The 6-bit RGB interface is selected by setting RIM[1:0] = 2'b10. The display operation is synchronized with VSYNC, HSYNC, and DOTCLK signals. The display data is transferred to the internal RAM in synchronization with the display operation via 6-bit port while data enable signal (ENABLE) allows RAM access via RGB interface. Unused pins DB11-0 (DB17-6) must be fixed at either VDDI or GND level.

Instruction bits can be transferred only via system interface.




Figure 29 Example of 6-bit RGB Interface and Data Format

#### 14.5 Data Transfer Synchronization in 6-bit Bus Interface Operation

The RM68090 has counters, which indicate the first, second, and third 6-bit transfer via 6-bit RGB interface. The counters are reset on the falling edge of VSYNC so that the data transfer will start from the first 6 bits of 18-bit RGB data from the next frame period. Accordingly, the data transfer via 6-bit interface can restart in correct order from the next frame period even if a mismatch occurs in transferring 6-bit data. This function can minimize the effect from data transfer mismatch and help the display system return to normal display operation when data is transferred consecutively in moving picture operation.




Figure 30 6-bit Transfer Synchronization

## 14.6 16-bit RGB interface

The 16-bit RGB interface is selected by setting RIM[1:0] = 2'b01. The display operation is synchronized with VSYNC, HSYNC, and DOTCLK signals. The display data is transferred to the internal RAM in synchronization with the display operation via 16-bit ports while data enable signal (ENABLE) allows RAM access via RGB interface.

Instruction bits can be transferred only via system interface.




Figure 31 Example of 16-bit RGB Interface and Data Format

## 14.7 18-bit RGB interface

The 18-bit RGB interface is selected by setting RIM[1:0] = 2'b00. The display operation is synchronized with VSYNC, HSYNC, and DOTCLK signals. The display data is transferred to the internal RAM in synchronization with the display operation via 18-bit ports (DB17-0) while data enable signal (ENABLE) allows RAM access via RGB interface.

Instruction bits can be transferred only via system interface.





Figure 32 Example of 18-bit RGB Interface and Data Format

## 14.8 Notes to external display interface operation

1. The following functions are not available in external display interface operation.

Function	External Display Interface	Internal Display Operation
Partial display	Not available	Available
Scroll function	Not available	Available

2. The VSYNC, HSYNC, and DOTCLK signals must be supplied during display period.
3. The period set with the NOWE[1:0] bits (gate output non-overlap period) is not based on the internal clock but based on DOTCLK in RGB interface mode.
4. In 6-bit RGB interface mode, each of RGB dots is transferred in synchronization with a DOTCLK input. In other words, it takes 3 DOTCLK inputs to transfer one pixel. Be sure to complete data transfer in units of 3 DOTCLK inputs in 6-bit RGB interface mode.
5. In 6-bit RGB interface mode, data of one pixel, which consists of RGB dots, are transferred in units of 3 DOTCLK. Accordingly, set the cycle of each signal in 6-bit interface mode (VSYNC, HSYNC, ENABLE, DB[17:0]) to contain DOTCLK inputs of a multiple of 3 to complete data transfer in units of pixels.
6. When switching from the internal operation mode to the RGB Input Interface mode, or the other way around, follow the sequence below.
7. In RGB interface mode, the front porch period continues until the next VSYNC input is detected after drawing one frame.
8. In RGB interface mode, a RAM address (AD[15:0]) is set in the address counter every frame on the falling edge of VSYNC.



**Figure 33 RGB and Internal Clock Operation Mode Switching Sequences**

## 15. Resizing Function

RM68090 supports resizing function ( $x1/2$ ,  $x1/4$ ), which is performed when writing image data to GRAM. The resizing function is enabled by setting a window address area and the RSZ bit which represents the resizing factor ( $x1/2$ ,  $x1/4$ ) of image. The resizing function allows the system to transfer the original-size image data into the GRAM with resized image data.



Figure 34 Data transfer in resizing





Figure 35 Data transfer, display example in resizing

**Table 18**

Original image size (X x Y)	Resized image size	
	1/2 (RSZ = 2'h1)	1/4 (RSZ = 2'h3)
640x480 (VGA)	320x240	160x120
352x288 (CIF)	176x144	88x72
320x240 (QVGA)	160x320	80x60
176x144 (QCIF)	88x72	44x36
120x160	60x80	30x40
132x176	66x88	33x44



**Formulas for calculating the number of surplus pixels**

The number of surplus pixels in horizontal direction

$$H = X \bmod N$$

The number of surplus pixels in vertical direction

$$V = Y \bmod N$$

Resized picture size in horizontal direction


$$dx = (X-H)/N$$

Resized picture size in vertical direction

$$dy = (Y-V)/N$$

Original image data number in horizontal direction		X
Original image data number in Vertical direction		Y
Resizing Ration		1/N
Resizing Setting	RSZ	N-1
Remainder pixels in horizontal direction	RCH	H
Remainder pixels in vertical direction	RCV	V
GRAM writing start address	AD	(X0,Y0)
GRAM window setting	HAS	X0
	HEA	X0+dX-1
	VSA	Y0
	VEA	Y0+dY-1

## 15.1 Example of 1/2 resizing



**Figure 36 Resizing setting example (x 1/2)**

**Table 19**

Image (before resizing)

Number of data in horizontal direction	X	240
Number of data in vertical direction	Y	320
Resizing ratio	1/N	1/2

Register setting

Resizing setting	RSZ	2'h1
Number of data in horizontal direction	RCV	2'h0
Number of data in vertical direction	RCH	2'h0

RAM writing start address	AD	17'h00000
RAM window address	HSA	8'h00
	HEA	8'h77
	VSA	8'h00
	VEA	8'h9F

## 15.2 Resizing Instruction

**Table 20 Resizing factor**

<b>RSZ[1:0]</b>	<b>Contraction factor</b>
2'h0	No resizing (x 1)
2'h1	1/2 resizing (x 1/2)
2'h2	Setting disabled
2'h3	1/4 resizing (x 1/4)

**Table 21 Surplus pixels (Vertical direction)**


<b>RCV[1:0]</b>	<b>Surplus pixels</b>
2'h0	0
2'h1	1 pixel
2'h2	2 pixels
2'h3	3 pixels

**Table 22 Surplus pixels (Horizontal direction)**

<b>RCH[1:0]</b>	<b>Surplus pixels</b>
2'h0	0
2'h1	1 pixel
2'h2	2 pixels
2'h3	3 pixels

### 15.3 Notes to Resizing function

1. Set the resizing instruction bits (RSZ, RCV, and RCH) before writing data to the internal RAM.
2. When writing data to the internal RAM using resizing function, make sure to start writing data from the first address of the window address area in units of lines.
3. Set the window address area in the internal RAM to fit the size of the resized image.
4. Set AD16-0 (R20h, R21h) before start transferring and writing data to the internal RAM.
5. Set the RCH, RCV bits only when using resizing function and there are surplus pixels. Otherwise (if RSZ = 2'h0), set RCH = RCV = 2'h0.



**Figure 37 RAM write operation sequence in resizing**

## 16. Partial Display Function

The RM68090 allows selectively driving two partial images on the screen at arbitrary positions set in the screen drive position registers.

The following example shows the setting for partial display function:

Partial image 1 display instruction	Partial image 2 display instruction	Other instruction
PTDE0	1	BASEE
PTSA0[8:0]	9'h000	NL[5:0]
PTEA0[8:0]	9'h00F	6'h27
PTDP0[8:0]	9'h080	
	PTDE1	
	PTSA1[8:0]	
	PTEA1[8:0]	
	PTDP1[8:0]	





Figure 38 Partial Display example

## 17. Window Address Function

The window address function enables writing display data consecutively in a rectangular area (a window address area) made in the internal RAM. The window address area is made by setting the horizontal address register (start: HSA7-0, end: HEA 7-0 bits) and the vertical address register (start: VSA8-0, end: VEA8-0 bits). The AM and I/D bits set the transition direction of RAM address (increment or decrement, horizontal or vertical, respectively). Setting these bits enables the RM68090 to write data including image data consecutively without taking the data wrap position into account.

The window address area must be made within the GRAM address map area. Also, the AD16-0 bits (RAM address set register) must be set to an address within the window address area.

	Window address area setting range	RAM address area setting range
Horizontal direction	$8'h00 \leq HSA \leq HEA \leq 8'hEF$	$HSA \leq AD[7:0] \leq HEA$
Vertical direction	$9'h000 \leq VSA \leq VEA \leq 9'h13F$	$VSA \leq AD[16:8] \leq VEA$




### Window address area

HSA = 8'h10, HEA = 8'h2F      I/D = 2'h3 (increment)  
 VSA = 9'h020, VEA = 9'h05F      AM = 1'h0 (horizontal writing)

Figure 39 Automatic address update within a Window Address Area

## 18. $\gamma$ Correction Function

The RM68090 supports  $\gamma$ -correction function to display in 262,144 colors simultaneously using gradient adjustment, amplitude-adjustment, and fine-adjustment registers. Each register consists of positive-polarity register and negative-polarity register to allow optimal gamma correction setting for the characteristics of the panel by enabling different settings for positive and negative polarities.



**Figure 40 Structure of gamma correction function**




Figure 41 Grayscale Voltage Adjustment

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

### 1. Gradient adjustment registers

The gradient adjustment registers are used to adjust the gradient of the curve representing the relationship between the grayscale and the grayscale reference voltage level. To adjust the gradient, the resistance values of variable resistors in the middle of the ladder resistor are adjusted by registers PRP0[2:0]/PRN0[2:0], PRP1[2:0]/PRN1[2:0]. The registers consist of positive and negative polarity registers, allowing asymmetric drive.


### 2. Amplitude adjustment registers

The amplitude adjustment registers, VRP0[3:0]/VRN0[3:0], VRP1[4:0]/VRN1[4:0], are used to adjust the amplitude of grayscale voltages. To adjust the amplitude, the resistance values of variable resistors at the top and bottom of the ladder resistor are adjusted. Same as the gradient registers, the amplitude adjustment registers consist of positive and negative polarity registers.

### 3. Fine adjustment registers

The fine adjustment registers are used to fine-adjust grayscale voltage levels. To fine-adjust grayscale voltage levels, fine adjustment registers adjust the reference voltage levels, 8 levels for each register generated from the ladder resistor, in respective 8-to-1 selectors. Same with other registers, the fine adjustment registers consist of positive and negative polarity registers.

Register	Positive	Negative	Function
Gradient	PRP0 [2:0]	PRN1 [2:0]	Variable resistor VRCP0, VRCN0
	PRP1 [2:0]	PRN0 [2:0]	Variable resistor VRCP1, VRCN1
Amplitude	VRP0 [4:0]	VRN1 [4:0]	Variable resistor VROP0, VRON0
	VRP1 [4:0]	VRN0 [4:0]	Variable resistor VROP1, VRON1
Fine adjustment	KP0 [2:0]	KN5 [2:0]	8-to-1 selector (voltage level of V1)
	KP1 [2:0]	KN4 [2:0]	8-to-1 selector (voltage level of V8)
	KP2 [2:0]	KN3 [2:0]	8-to-1 selector (voltage level of V20)
	KP3 [2:0]	KN2 [2:0]	8-to-1 selector (voltage level of V43)
	KP4 [2:0]	KN1 [2:0]	8-to-1 selector (voltage level of V55)
	KP5 [2:0]	KN0 [2:0]	8-to-1 selector (voltage level of V62)



**Figure 42 Source output waveform and VCOM polarity relationship**

### 18.1 Ladder resistors and 8-to-1 selector Block configuration

The reference voltage generating block consists of two ladder resistor units including variable resistors and 8-to-1 selectors. Each 8-to-1 selector selects one of the 8 voltage levels generated from the ladder resistor unit to output as a grayscale reference voltage. Both variable resistors and 8-to-1 selectors are controlled according to the y-correction registers. This unit has pins to connect a volume resistor externally to compensate differences in various characteristics of panels.

### 18.2 Variable resistors

RM68090 uses variable resistors for the following three purposes: gradient adjustment (VRCP(N)0/VRCP(N)1); amplitude adjustment (1) (VROP(N)0); and the amplitude adjustment (2) (VROP(N)1). The resistance values of these variable resistors are set by gradient adjustment registers and amplitude adjustment registers as follows.

Gradient adjustment		Amplitude adjustment (1)		Amplitude adjustment (2)	
PRP(N)0/1[2:0]	VRCP(N)0/1	VRP(N)0[3:0]	VROP(N)0	VRP(N)0[4:0]	VROP(N)0
3'h0	0R	4'h0	0R	5'h00	0R
3'h1	4R	4'h1	2R	5'h01	1R
3'h2	8R	4'h2	4R	5'h02	2R
3'h3	12R	...	...	...	...
3'h4	16R	4'hD	26R	5'h1D	29R
3'h5	20R	4'hE	28R	5'h1E	30R
3'h6	24R	4'hF	30R	5'h1F	31R
3'h7	28R				

### 18.3 8-to-1 selectors

The 8-to-1 selector selects one of eight voltage levels generated from the ladder resistor unit according to the fine adjustment register and output the selected voltage level as a reference grayscale voltage (VgP(N)1~6). The table below shows the setting in the fine adjustment register and the selected voltage levels for respective reference grayscale voltages.

KP(N)[2:0]	Fine Adjustment											
	VgP(N)1 voltage	VgP(N)1 resistor	VgP(N)8 voltage	VgP(N)8 resistor	VgP(N)20 voltage	VgP(N)20 resistor	VgP(N)43 voltage	VgP(N)43 resistor	VgP(N)55 voltage	VgP(N)55 resistor	VgP(N)62 voltage	VgP(N)62 resistor
3'h0	VP(N)1	0R	VP(N)9	0R	VP(N)17	0R	VP(N)25	0R	VP(N)33	0R	VP(N)41	0R
3'h1	VP(N)2	4R	VP(N)10	1R	VP(N)18	1R	VP(N)26	1R	VP(N)34	1R	VP(N)42	4R
3'h2	VP(N)3	8R	VP(N)11	2R	VP(N)19	2R	VP(N)27	2R	VP(N)35	2R	VP(N)43	8R
3'h3	VP(N)4	12R	VP(N)12	3R	VP(N)20	3R	VP(N)28	3R	VP(N)36	3R	VP(N)44	12R
3'h4	VP(N)5	16R	VP(N)13	4R	VP(N)21	4R	VP(N)29	4R	VP(N)37	4R	VP(N)45	16R
3'h5	VP(N)6	20R	VP(N)14	5R	VP(N)22	5R	VP(N)30	5R	VP(N)38	5R	VP(N)46	20R
3'h6	VP(N)7	24R	VP(N)15	6R	VP(N)23	6R	VP(N)31	6R	VP(N)39	6R	VP(N)47	24R
3'h7	VP(N)8	28R	VP(N)16	7R	VP(N)24	7R	VP(N)32	7R	VP(N)40	7R	VP(N)48	28R

## 19. Power-Supply Generating Circuit

### 19.1 Voltage Setting Pattern Diagram

The following are the diagrams of voltage generation in the RM68090 and the TFT display application voltage waveforms and electrical potential relationship.





Figure 43 Diagram of voltage generation

Notes:

1. The AVDD, VGH, VGL, and VCL output voltages will become lower than their theoretical levels (ideal voltages) due to current consumption at each output level. Make sure that output voltage level in operation maintains the following relationship:  $(AVDD - GVDD) \geq 0.5V$ ,  $(VCOML - VCL) > 0.5V$ . Also make sure  $VGH - VGL \leq 28V$ ,  $VCI - VCL \leq 6V$ . When the alternating cycle of VCOM is high (e.g. polarity inverts every line cycle), current consumption will increase. In this case, check the voltage before use.
2. In operation, setting voltages within the respective voltage ranges are recommended.

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

**19.2 Liquid crystal application voltage waveform and electrical potential****Figure 44 Voltage output to TFT LCD Panel**

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

## 20. OTP control sequence





Figure 45 OTP control sequence diagram

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.


## 21. Power Supply Instruction Setting

The following are the sequences for setting power supply ON/OFF instructions. Set power supply ON/OFF instructions according to the following sequences in Display ON/OFF, Sleep set/exit sequences.

### 21.1 Power Supply Instruction Setting




## 21.2 Display On / Off Instruction Setting




Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

### 21.3 Sleep mode/Standby mode SET/EXIT sequence




Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

## 22. Brightness Control ON / OFF sequence



Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

## 23. Application Circuit



Attachment is the exclusive property of Radium and shall not be reproduced or copied or transformed to any other format without prior permission of Radium. Please handle the information based on Non-Disclosure Agreement.

## 24. Absolute Maximum Ratings

**Table 23**

Item	Symbol	Unit	Value	Note
Power Supply Voltage 1	VCI, VDDI	V	-0.3 ~ +4.6	1, 2
Power Supply Voltage 2	VCI – GND	V	-0.3 ~ +4.6	1, 4
Power Supply Voltage 3	AVDD – GND	V	-0.3 ~ +6.0	1, 4
Power Supply Voltage 4	AGND – VCL	V	-0.3 ~ +4.6	1
Power Supply Voltage 5	AVDD – VCL	V	-0.3 ~ +9.0	1, 5
Power Supply Voltage 6	VGH – VGL	V	-0.3 ~ +30.0	1, 5
Input Voltage	Vt	V	-0.3 ~ VDDI + 0.3	1
Operating Temperature	Topr	°C	-40 ~ +85	8, 9
Storage Temperature	Tstg	°C	-55 ~ +110	8, 9

Notes:

1. GND must be maintained.
2. Make sure  $VCI(\text{high}) \geq DGND(\text{low})$ ,  $VDDI(\text{high}) \geq DGND(\text{low})$ .
3. Make sure  $VCI(\text{high}) \geq DGND(\text{low})$ .
4. Make sure  $AVDD(\text{high}) \geq AGND(\text{low})$
5. Make sure  $AVDD(\text{high}) \geq VCL(\text{low})$ .
6. Make sure  $VGH(\text{high}) \geq GND(\text{low})$
7. Make sure  $AGND(\text{high}) \geq VGL(\text{low})$ .
8. For die and wafer products, specified up to 85°C.
9. This temperature specifications apply to the TCP package.

## 25. Electrical Characteristics

### 25.1 DC Electrical Characteristics

(VCI = 2.50V ~ 3.30V, VDDI = 1.65V ~ 3.30V, Ta= -40°C ~+85°C)

Item	Symbol	Unit	Test Condition	Min.	Typ	Max.
Input "High" level voltage	V <sub>IH</sub>	V	VDDI = 1.65V~3.30V	0.85 x VDDI	-	VDDI
Input "Low" level voltage	V <sub>IL</sub>	V	VDDI = 1.65V~3.30V	-0.3	-	0.15 x VDDI
Output "High" level voltage 1 (DB0-17, FMARK)	V <sub>OH</sub>	V	VDDI = 1.65V~3.30V IOH = -0.1mA	0.80 x VDDI	-	-
Output "Low" level voltage 1 (DB0-17, FMARK)	V <sub>OL</sub>	V	VDDI = 1.65V~3.30V IOL = 0.1mA	-	-	0.2 x VDDI
Input/Output leak current	I <sub>LI</sub>	uA	Vin = 0~VDDI	-0.1	-	0.1
Current Consumption (VDDI-GND)+(VCI-GND) Normal operation mode (262k-colors, display operation)	I <sub>OP1</sub>	uA	fosc=512kHz (320line drive), VDDI=VCI=2.80V, Ta=25°C, RAM data: 18'h000000	--	TBD	--
Current Consumption (VDDI-GND)+(VCI-GND) Deep standby mode	I <sub>DST</sub>	uA	VDDI=VCI=2.80V, Ta=25°C	-	30	50
LCD Power Supply Current (AVDD-GND) 262k-color display operation	I <sub>LCD</sub>	mA	VDDI=VCI=2.80V, AVDD=5.20V, GVDD=4.8V, Frame Rate=70Hz, Ta=25, RAM data: 18'h000000, line-inversion	-	5.5	--
LCD Driving Voltage	AVDD	V	-	4.5	-	6.0
Output Voltage deviation	ΔV <sub>O</sub>	mV	-	-	20	-
Maximum output voltage offset	ΔV <sub>Δ</sub>	mV	-	-	35	-

## 25.2 AC Timing Characteristics

### 25.2.180-System Bus Interface




Figure 46 80-system Bus Interface

Normal Write Mode (VDDI = 1.65~3.3V, VCI=2.5~3.3V)

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
RS	T <sub>AST</sub>	Address setup time	10		ns	-
	T <sub>AHT</sub>	Address hold time (Write/Read)	5		ns	-
nCS	T <sub>CHW</sub>	Chip select "H" pulse width	0		ns	-
	T <sub>CS</sub>	Chip select setup time (Write)	10		ns	-
	T <sub>RCS</sub>	Chip select setup time (Read)	10		ns	-
nWR	T <sub>CSH</sub>	Chip select hold time	10		ns	-
	T <sub>WC</sub>	Write cycle	75		ns	-
	T <sub>WRH</sub>	Control pulse "H" duration	30		ns	-
	T <sub>WRL</sub>	Control pulse "L" duration	40		ns	-
nRD (ID)	T <sub>CSH</sub>	Chip select hold time	10		ns	-
	T <sub>RC</sub>	Read cycle	300		ns	-
	T <sub>RDH</sub>	Control pulse "H" duration	150		ns	-
	T <sub>RDH</sub>	Control pulse "L" duration	150		ns	-
D[17:0]	T <sub>DST</sub>	Data setup time	10		ns	-
	T <sub>DHT</sub>	Data hold time	15		ns	-
	T <sub>TRAT</sub>	Read access time		100	ns	-
	T <sub>ODH</sub>	Output disable time	5		ns	-

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

## 25.2.2 Clock Synchronous Serial Interface




Figure 47 Clock Synchronous Serial Interface

VDDI = 1.65~3.3V, VCI=2.5~3.3V

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
SCL	T <sub>SCYC</sub>	Clock cycle (Write)	100		ns	-
	T <sub>SCYC</sub>	Clock cycle (Read)	200		ns	-
	T <sub>SCH</sub>	Clock "H" pulse width (Write)	40		ns	-
	T <sub>SCH</sub>	Clock "H" pulse width (Read)	100		ns	-
	T <sub>SCL</sub>	Clock "L" pulse width (Write)	40		ns	-
	T <sub>SCL</sub>	Clock "L" pulse width (Read)	100		ns	-
	T <sub>SCR</sub>	Clock rise time		5	ns	-
	T <sub>SCf</sub>	Clock fall time		5	ns	-
nCS	T <sub>CSU</sub>	Chip select setup time	10		ns	-
	T <sub>CH</sub>	Chip select hold time	50		ns	-
SDI	T <sub>SISU</sub>	Data input setup time	20		ns	-
	T <sub>SIH</sub>	Data input hold time	20		ns	-
SDO	T <sub>SOD</sub>	Data output setup time		100	ns	-
	T <sub>SOH</sub>	Data output hold time	5		ns	-

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

### 25.2.3RGB Interface




Figure 48 Timing chart for RGB Interface

18/16-bit Bus RGB Interface Mode (VDDI = 1.65~3.3V, VCI=2.5~3.3V)

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
VSYNC	T_SYNCS	VSYNC setup time	10		ns	-
	T_rghr	VSYNC rise time		25	ns	-
	T_rghf	VSYNC fall time		25	ns	-
HSYNC	T_SYNCS	HSYNC setup time	10		ns	-
	T_rghr	HSYNC rise time		25	ns	-
	T_rghf	HSYNC fall time		25	ns	-
ENABLE	T_ENS	ENABLE setup time	10		ns	-
	T_ENH	ENABLE hold time	10		ns	-
DB[17:0]	T_PDS	Data input setup time	10		ns	-
	T_PDH	Data input hold time	40		ns	-
DOTCLK	PWDH	DOTCLK "H" pulse width	40		ns	-
	PWDL	DOTCLK "L" pulse width	40		ns	-
	T_CYCD	DOTCLK clock cycle	150			-
	T_rghr	DOTCLK rise time		25	ns	-
	T_rghf	DOTCLK fall time		25	ns	-

6-bit Bus RGB Interface Mode (VDDI = 1.65 ~ 3.3V, VCI=2.5~3.3V)

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
VSYNC	T_SYNCS	VSYNC setup time	0		ns	-
	T_rghr	VSYNC rise time		25	ns	-
	T_rghf	VSYNC fall time		25	ns	-

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

HSYNC	$T_{SYNCS}$	HSYNC setup time	0		ns	-
	$T_{rghr}$	HSYNC rise time		25	ns	
	$T_{rghf}$	HSYNC fall time		25	ns	
ENABLE	$T_{ENS}$	ENABLE setup time	10		ns	-
	$T_{ENH}$	ENABLE hold time	10		ns	
DB[17:0]	$T_{PDS}$	Data input setup time	10		ns	-
	$T_{PDH}$	Data input hold time	30		ns	
DOTCLK	PWDH	DOTCLK "H" pulse width	30		ns	-
	PWDL	DOTCLK "L" pulse width	30		ns	
	$T_{CYCD}$	DOTCLK clock cycle	80			
	$T_{rghr}$	DOTCLK rise time		25	ns	
	$T_{rghf}$	DOTCLK fall time		25	ns	

### 25.3 Reset Timing Characteristics




Figure 49 Reset Operation

Reset Timing Characteristics ( $VCI = 2.5 \sim 3.3 V$ ,  $VDDI = 1.65 \sim 3.3 V$ )

Item	Symbol	MIN	MAX	Unit	Description
Reset low-level width	$T_{RES\_L}$	1		ms	-
Reset rise time	$T_{rRES}$		10	us	-
Reset high-level width	$T_{RES\_H}$	50		ms	-

Note: After nRESET releasing, the host processor have to wait 10 milliseconds before sending any command.