

DM4301C



Contents

1	Revision history	3
2	Function Description	4
3	Instruction Table	9
4	Timing Characteristics	22
5	Initializing of LCM	24
6	Recommended circuit diagram	26



DM4301C

1 Revision history

Date	Version	Changes
2015-05-20		Initial script



2 Function Description

SYSTEM INTERFACE (Parallel 8-bit bus and 4-bit bus)

This chip has all four kinds interface type with MPU: IIC, 4SPI, 4-bit bus and 8-bit bus. Serial and parallel buses (4-bit/8-bit) are selected by IF1 and IF0 input pins, and 4-bit bus and 8-bit bus is selected by DL bit in the instruction register.

During read or write operation, two 8-bit registers are used. One is data register (DR); the other is instruction register (IR). The data register (DR) is used as temporary data storage place for being written into or read from DDRAM/CGRAM, target RAM is selected by RAM address setting instruction. Each internal operation, reading from or writing into RAM, is done automatically.

So to speak, after MPU reads DR data, the data in the next DDRAM/CGRAM address is transferred into DR automatically. Also after MPU writes data to DR, the data in DR is transferred into DDRAM/CGRAM automatically.

The Instruction register (IR) is used only to store instruction code transferred from MPU. MPU cannot use it to read instruction data.

IR: Instruction Register.

DR: Data Register.

RS	R/W	Operation
0	0	Instruction write operation (MPU writes Instruction code into IR)
0	1	Read busy flag (DB7) and address counter (DB0 - DB6)
1	0	Data write operation (MPU writes data into DR
1	1	Data read operation (MPU reads data from DR)

BUSY FLAG (BF) (only support parallel 8-bit bus and 4-bit bus)

When BF = "High", it indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted. BF can be read, when RS = Low and R / W = High (Read Instruction Operation); through DB7 before executing the next instruction, be sure that BF is not High.

DISPLAY DATA RAM (DDRAM)

DDRAM stores display data of maximum 80 x 8 bits (80 characters). DDRAM address is set in the address counter (AC) as a hexadecimal number. (Refer to Figure 1.)



Figure 1 DDRAM Address

Since DDRAM has 8 bits data. It is possible to access 256 CGROM/CGRAM fonts.



1-line display (N = 0) (Figure 2)

When there are fewer than 80 display characters, the display begins at the head position. For example, if using only the Controller, 8 characters are displayed. See Figure 3.

When the display shift operation is performed, the DDRAM address shifts. See Figure 3.



Figure 2 1-Line Display

Display Position DDRAM Address	00	2 01	3 02	4 03	5 04	6 05	7 06	8 07		
For Shift Left	01	02	03	04	05	06	07	08		
For Shift Right	4F	00	01	02	03	04	05	06		

Figure 3 1-Line by 8-Character Display Example

2-line display (N = 1) (Figure 4)

Case 1: When the number of display characters is less than 40 x 2 lines, the two lines are displayed from the head. Note that the first line end address and the second line start address are not consecutive. For example, when just the Controller is used, 8 characters x 2 lines are displayed. See Figure 5

2 lines are displayed. See Figure 5.

When display shift operation is performed, the DDRAM address shifts. See Figure 5.

Display Position	1	2	3	4	5	6	38	39	40
DDRAM	00	01	02	03	04	05	 25	26	27
Address (hexadecimal)	40	41	42	43	44	45	 65	66	67

Figure 4 2-Lines Display





Figure 5 2-Lines by 8-Character Display Example

Case 2: For a 16-character x 2-line display, the Controller can be extended using one 40output extension driver. See Figure 6.

When display shift operation is performed, the DDRAM address shifts. See Figure 6.

Display	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Position DDRAM	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
Address	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F
For Shift	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10
Left	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50
For Shift	27	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E
Right	67	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E

Figure 6 2-Lines by 16-Character Display Example

TIMING GENERATION CIRCUIT

Timing generation circuit generates clock signals for the internal operations.

ADDRESS COUNTER (AC)

DM4301C



Address Counter (AC) stores DDRAM/CGRAM address, transferred from IR.

After writing into (reading from) DDRAM/CGRAM/SEGRAM, AC is automatically increased (decreased) by 1.

When RS = "Low" and R/W = "High", AC can be read through DB0-DB6

CURSOR/BLINK CONTROL CIRCUIT

It controls cursor/blink ON/OFF and black/white inversion at cursor position.

LCD DRIVER CIRCUIT

LCD Driver circuit has 16 common and 40 segment signals for 2-line display (N=1) or 8 common and 40 segments for 1-line display (N=0) for LCD driving.

Data from CGRAM/CGROM is transferred to 40 bit segment latches serially, and then it is stored to 40 bit shift latch.

CGROM (CHARACTER GENERATOR ROM)

CGROM has 10,240 bits (256 characters x 5 x 8 dot)

CGRAM (CHARACTER GENERATOR RAM)

CGRAM has up to 5 8 dots 8 characters. By writing font data to CGRAM, user defined character can be used (refer to Table 2).

5 x 8 dots Character Pattern

Table 2. Relationship between Character Code (DDRAM) and Character Pattern (CGRAM)

Pattern			ata	MD	GRA	- C				lress	I Ada	FRAN	CC		i) —	l data	RAM	e (DD	Code	acter	Char	
Number	P0	P1	P2	P3	P4	P5	P6	P7	A0	A1	A2	A3	A4	Α5	D0	D1	D2	D3	D4	D5	D6	D7
Pattern 1	0	1	1	1	0	Х	Х	Х	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	1	0	0	0	1	-	-	-	1	0	0	-	-	-	0	0	0	-	-	-	-	-
	1	0	0	0	1	-	-	-	0	1	0	-	-	-	0	0	0	-	-	-	-	-
	1	1	1	1	1	-	-	-	1	1	0	-	-	-	0	0	0	-	-	-	-	-
	1	0	0	0	1	-	-	-	0	0	-1	-	-	-	0	0	0	-	-	-	-	-
	1	0	0	0	1	-	-	-	1	0	1	-	-	-	0	0	0	-	-	-	-	-
	1	0	0	0	1	-	-	-	0	1	- 1	-	-	-	0	0	0	-	-	-	-	-
	0	0	0	0	0	-	-	-	1	1	1	-	-	-	0	0	0	-	-	-	-	-
				-						-			-					-				
				-						-			-					-				
Pattern 8	1	0	0	0	1	Х	Х	Х	0	0	0	1	1	1	1	1	1	0	0	0	0	0
	1	0	0	0	1	-	-	-	1	0	0	-	-	-	1	1	1	-	-	-	-	-
	1	0	0	0	1	-	-	-	0	1	0	-	-	-	1	1	1	-	-	-	-	-
	1	1	1	1	1	-	-	-	1	1	0	-	-	-	1	1	1	-	-	-	-	-
	1	0	0	0	1	-	-	-	0	0	1	-	-	-	1	1	1	-	-	-	-	-
	1	0	0	0	1	-	-	-	1	0	1	-	-	-	1	1	1	-	-	-	-	-
	1	0	0	0	1	-	-	-	0	1	1	-	-	-	1	1	1	-	-	-	-	-
	0	0	0	0	0	-	-	-	1	1	1	-	-	-	1	1	1	-	-	-	-	-

Notes:



1. Character code bits 0 to 2 correspond to CGRAM address bits 3 to 5 (3 bits: 8 types).

2. CGRAM address bits 0 to 2 designate the character pattern line position. The 8th line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8th line data, corresponding to the cursor display position, at 0 as the cursor display. If the 8th line data is 1, 1 bit will light up the 8th line regardless of the cursor presence.

3. Character pattern row positions correspond to CGRAM data bits 0 to 4 (bit 4 being at the left).

4. As shown Table 2, CGRAM character patterns are selected when character code bits 4 to 7 are all 0 and MW=0. However, since character code bit 3 has no effect, the H display example above can be selected by either character code 00H or 08H.

5. 1 for CGRAM data corresponds to display selection and 0 to non-selection.

"-": Indicates no effect.



3 Instruction Table

Instruction	RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	Description Time (540KHz)
Read display data	1	1				Read	l data				Read data into DDRAM/CGRAM/SEGRAM	18.5us
Write display data	1	0				Write	e data				Write data into DDRAM/CGRAM/SEGRAM	18.5us
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRAM, and set DDRAM address to "00H" from AC	0.76ms
Return Home	0	0	0	0	0	0	0	0	1	Х	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	0.76ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Assign cursor moving direction and specify display shift. These operations are performed during data read and write. I/D="1": increment I/D="0": decrement	18.5us
Display ON/OFF	0	0	0	0	0	0	1	D	С	В	Set Display /Cursor/Blink On/OFF D="1": display on D="0": display off C="1": cursor on C="0": cursor off B="1": blink on B="0": blink off	18.5us
Cursor or Display shift	0	0	0	0	0	1	S/C	R/L	Х	Х	Cursor or display shift S/C="1": display shift S/C="0": cursor shift R/L="1": shift to right R/L="0": shift to left	18.5us
Function Set	0	0	0	0	1	DL	N	F	Х	Х	Set Interface Data Length DL= 8-bit interface/ 4-bit interface N = 2-line/1-line display F= 5x8 Font Size / 5x11Font Size	18.5us
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter	18.5us
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter	18.5us
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Can know internal operation is ready or not by reading BF. The contents of address counter can also be read. BF="1": busy state BF="0": ready state	Ous

Clear Display

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter). Return cursor to the original status; namely, bring the cursor to the left edge on first line of the display. Make entry mode increment (I/D = "1").



Return Home:

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	Х

Return Home is cursor return home instruction. Set DDRAM address to "00H" into the address counter. Return cursor to its original site and return display to its original status, if shifted. A content of DDRAM does not change.

Entry Mode Set:

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	S

Set the moving direction of cursor and display.

I/D: Increment/decrement of DDRAM address (cursor or blink)

I/D = 1: cursor/blink moves to right and DDRAM address is increased by 1.

I/D = 0: cursor/blink moves to left and DDRAM address is decreased by 1.

* CGRAM operates the same as DDRAM, when read/write from or to CGRAM

S: Shift of entire display

When DDRAM read (CGRAM read/write) operation or S = "Low", shift of entire display is not performed.

If S= "High" and DDRAM write operation, shift of entire display is performed according to I/D value (I/D = "1": shift left, I/D = "0": shift right).

s	I/D	Description
Н	Н	Shift the display to the left
Н	L	Shift the display to the right

Display ON/OFF

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	С	В

Control display/cursor/blink ON/OFF 1 bit register.

D: Display ON/OFF control bit.



- D = 1: entire display is turned on.
- D = 0: display is turned off, but display data is remained in DDRAM.

C: Cursor ON/OFF control bit.

- C = 1: cursor is turned on.
- C = 0: cursor is disappeared in current display, but I/D register remains its data.

B: Cursor Blink ON/OFF control bit.

B = 1: cursor blink is on, that performs alternate between all the high data and display character at the cursor position. If fosc has 540 kHz frequency, blinking has 185 ms interval.

B = 0: blink is off.

Cursor or Display Shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	-	-

Without writing or reading of display data, shift right/left cursor position or display. This instruction is used to correct or search display data (refer to Table 4). During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1st line.

Note that display shift is performed simultaneously by the shift enable instruction. When displayed data is shifted repeatedly, all display lines shifted simultaneously. When display shift is performed, the contents of address counter are not changed.

Table 4. Shift Patterns According to S/C and R/L Bits

S/C	R/L	Operation
0	0	Shift cursor to the left, address counter is decreased by 1
0	1	Shift cursor to the right, address counter is increased by 1
1	0	Shift all the display to the left, cursor moves according to the display
1	1	Shift all the display to the right, cursor moves according to the display

Function Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	Ν	F	X	Х

DL: Interface data length control bit

When DL = "High", it means 8-bit bus mode with MPU.

When DL = "Low", it means 4-bit bus mode with MPU. So to speak, DL is a signal to select 8-bit or 4-bit bus mode.



DM4301C

When 4-bit bus mode, it needs to transfer 4-bit data by two times.

IF using IIC and 4-SPI interface、DL bit must be setting to "1"

N: Display line number control bit

When N = "Low", it means 1-line display mode.

When N = "High", 2-line display mode is set.

F: Display font type control bit

When F = "Low", it means 5 x 8 dots format display mode

When F = "High", 5 x11 dots format display mode.

Ν	F	No. of Display Lines	Character Font	Duty Factor
L	L	1	5x8	1/8
L	Н	1	5x11	1/11
Н	x	2	5x8	1/16

Set CGRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

Set DDRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

When 1-line display mode (N=0), DDRAM address is from "00H" to "4FH"

In 2-line display mode (NW = 0), DDRAM address in the 1st line is from "00H" - "27H", and DDRAM address in the 2nd line is from "40H" - "67H".

Read Busy Flag and Address (only support parallel 8-bit bus and 4 bit bus)



RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether Controller is in internal operation or not. If the resultant BF is "high", it means the internal operation is in progress and you have to wait until BF to be Low, and then the next instruction can be performed. In this instruction you can read also the value of address counter.

Write Data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM/SEGRAM.

The selection of RAM from DDRAM, CGRAM, is set by the previous address set instruction:

DDRAM address set, CGRAM address set. RAM set instruction can also determine the AC direction to RAM.

After write operation, the address is automatically increased/decreased by 1, according to the entry mode.

Read Data from RAM (only support parallel 8-bit bus and 4 bit bus)

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM.

The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, because the direction of AC is not determined.

If you read RAM data several times without RAM address set instruction before read operation, you can get correct RAM data from the second, but the first data would be incorrect, because there is no time margin to transfer RAM data.

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction: it also transfer RAM data to output data register. After read operation address counter is automatically increased/decreased by 1 according to the entry mode.

After CGRAM read operation, display shift may not be executed correctly.





* In case of RAM write operation, after this AC is increased/decreased by 1 like read operation. In this time, AC indicates the next address position, but you can read only the previous data by read instruction.

OUTLINE

To overcome the speed difference between internal clock of Controller and MPU clock, Controller performs internal operation by storing control information to IR (Instruction Register) or DR (data Register).

The internal operation is determined according to the signal from MPU, composed of read/write and data bus.

I Nstruction can be divided largely four kinds;

*Controller function set instructions (set display methods, set data length, etc.)

*Address set instructions to internal RAM

*Data transfer instructions with internal RAM

*Others

The address of internal RAM is automatically increased or decreased by 1.

NOTE: During internal operation, Busy Flag (DB7) is read high. Busy Flag check must be preceded the next instruction.

Busy flag check must be proceeded the next instruction.

When an MPU program with Busy Flag (DB7) checking is made, 1/2 Fosc (is necessary) for executing the next instruction by the falling edge of the "E" signal after the Busy Flag (DB7) goes to "Low".



INTERFACE WITH MPU

Controller can transfer data in bus mode (4-bit or 8-bit) or serial mode with MPU.

In case of 4-bit bus mode, data transfer is performed by two times to transfer 1 byte data.

When interfacing data lengths are 4-bit, only 4 ports, from DB4 - DB7, are used as data bus.

At first higher 4-bit (in case of 8-bit bus mode, the contents of DB4 - DB7) are transferred, and then lower 4- bit (in case of 8-bit bus mode, the contents of DB0 - DB3) are transferred. So transfer is performed by two times.

Busy Flag outputs "High" after the second transfer are ended.

When interfacing data length are 8-bit, transfer is performed at a time through 8 ports, from DB0 - DB7.

Interface is selected by IF1, IF0 pins (refer to **Bonding Note for IF1, IF0** on Page 10)

IF1	IF0	Interface select
open	open	6800 8/4 bit
open	Bonding to VDD	IIC
Bonding to VDD	open	4-line SPI

INTERFACE WITH MPU IN BUS MODE

Interface with 8-bit MPU

If 8-bits MPU is used, Controller can connect directly with that. In this case, port E, RS, R/W and DB0 to DB7 need to interface each other. Example of timing sequence is shown below.



Example of 8-bit Bus Mode Timing Sequence



Interface with 4-bit MPU

If 4-bit MPU is used, Controller can connect directly with this. In this case, port E, RS, R/W and DB4 - DB7 need to interface each other. The transfer is performed by two times. Example of timing sequence is shown below.



Example of 4-bit Bus Mode Timing Sequence

For serial interface data, bus lines (DB5 to DB7) are used. 4-Line SPI

If 4-Pin SPI mode is used, CSB (DB5), SID (DB7), SCLK (DB6), and RS are used. They are chip selection; serial input data, serial clock input, and data/instruction section, relatively. The example of timing sequence is shown below.



Example of timing sequence

Note: Following is the master SPI clock mode of MPU.

Idle state for clock is a high level [,] data transmitted on rising edge of SCLK, and data is hold during low level.

For serial interface data, bus lines (DB5(CSB) DB6(SDA) and DB7(SCL)) are used.

IIC interface

The IIC interface receives and executes the commands sent via the IIC Interface. It also receives RAM data and sends it to the RAM.



The IIC Interface is for bi-directional, two-line communication between different ICs or modules. Serial data line

SDA (DB6) and a Serial clock line SCL (DB7) must be connected to a positive supply via a pull-up resistor.

Data transfer may be initiated only when the bus is not busy.

*The CSB (DB5) Pin must be setting to "VSS".

* When IIC interface is selected, the DL register must be set to "1".

BIT TRANSFER

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the

HIGH period of the clock pulse because changes in the data line at this time will be interpreted as a control

signal. Bit transfer is illustrated in Fig.9.1



START AND STOP CONDITIONS

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P). The START and STOP conditions are illustrated in

Fig.9.2





Fig .9.2 Definition of START and STOP conditions

SYSTEM CONFIGURATION

The system configuration is illustrated in Fig.9.3

- · Transmitter: the device, which sends the data to the bus
- · Receiver: the device, which receives the data from the bus

 \cdot Master: the device, which initiates a transfer, generates clock signals and terminates a transfer

· Slave: the device addressed by a master

 \cdot Multi-Master: more than one master can attempt to control the bus at the same time without corrupting the message

 \cdot Arbitration: procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted

· Synchronization: procedure to synchronize the clock signals of two or more devices.



Fig .9.3 System configuration

ACKNOWLEDGE

Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an Acknowledge after the reception of each byte. A master receiver must also generate an Acknowledge after the reception of each byte that has been clocked out of the slave

DM4301C



transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the Acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end-of-data to the transmitter by not generating an Acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition. Acknowledgement on the IIC



Interface is illustrated in Fig.9.4

Fig .5.4 Acknowledgement on the z-line intera

IIC Interface protocol

The Controller supports command, data write addressed slaves on the bus.

Before any data is transmitted on the IIC Interface, the device, which should respond, is addressed first.

Four 7-bit slave addresses (0111100, 0111101, 0111110 and 0111111) are reserved for the Controller. The least significant bit of the slave address is set by connecting the input SA0 (DB0) and SA1 (DB1) to either logic 0 (VSS) or logic 1 (VDD).

The IIC Interface protocol is illustrated in Figure.9.5

The sequence is initiated with a START condition (S) from the IIC Interface master, which is followed by the slave address. All slaves with the corresponding address acknowledge in parallel, all the others will ignore the IIC Interface transfer. After acknowledgement, one or more command words follow which define the status of the addressed slaves.

A command word consists of a control byte, which defines Co and A0, plus a data byte.

The last control byte is tagged with a cleared most significant bit (i.e. the continuation bit Co). After a control byte with a cleared Co bit, only data bytes will follow. The state of the A0 bit defines whether the data byte is interpreted as a command or as RAM data. All addressed slaves on the bus also acknowledge the control and data bytes. After the last control byte, depending on the A0 bit setting; either a series of display data bytes or command data bytes may follow. If the A0 bit is set to logic 1, these display bytes are stored in the display RAM at the address specified by the data pointer. The data pointer is



automatically updated and the data is directed to the intended Controller device. If the A0 bit of the last control byte is set to logic 0, these command bytes will be decoded and the setting of the device will be changed according to the received commands. Only the addressed slave makes the acknowledgement after each byte. At the end of the transmission the IIC interface-bus master issues a STOP condition (P). If no acknowledge is generated by the master after a byte, the driver stops transferring data to the master.





INITIALIZING

INITIALIZING BY INTERNAL RESET CIRCUIT

When the power is turned on, Controller is initialized automatically by power on reset circuit.

During the initialization, the following instructions are executed, and BF (Busy Flag) is kept "High" (busy state) to the end of initialization.

Clear Display Instruction

Write "20H" to all DDRAM

Set Functions Instruction

DL = 1: 8-bit bus mode

N = 0: 1-line display

 $F = 0: 5 \times 8$ dot character font

Display ON/OFF Instruction

D = 0: Display OFF

C = 0: Cursor OFF

B = 0: Blink OFF

Set Entry Mode Instruction

I/D = 1: Increment by 1

S = 0: No entire display shift

Note:

If the electrical characteristics conditions listed under the table Power Supply Conditions Using

Internal Reset Circuit are not met, the internal reset circuit will not operate normally and will fail to initialize the Controller. For such a case, initialization must be performed by the MPU as explain by the following figure.



4 Timing Characteristics

Timing Characteristics

Writing data from MPU to IC (Parallel 8-bit bus and 4-bit bus)



Reading data from IC to MPU(Parallel 8-bit bus and 4-bit bus)





In 6800 interface (TA = 25°C, VDD = 2.7V)

Write Mode (Writing data from MPU to IC)										
Tc	Enable Cycle Time	Pin E (except clear display)	1000	-	-	ns				
T_{PW}	Enable Pulse Width	Pin E	450	-	-	ns				
T_R, T_F	Enable Rise/Fall Time	Pin E	-	-	25	ns				
T _{AS}	Address Setup Time	Pins: RS,RW,E	60	-	-	ns				
T_{AH}	Address Hold Time	Pins: RS,RW,E	20	-	-	ns				
T_{DSW}	Data Setup Time	Pins: DB0 - DB7	195	-	-	ns				
$T_{\rm H}$	Data Hold Time	Pins: DB0 - DB7	10	-	-	ns				
	Read Mod	le (Reading Data from IC - te	o MPU)							
T_{c}	Enable Cycle Time	Pin E	1000	-	-	ns				
$T_{\rm PW}$	Enable Pulse Width	Pin E	450	-	-	ns				
T_R, T_F	Enable Rise/Fall Time	Pin E			25	ns				
T _{AS}	Address Setup Time	Pins: RS,RW,E	60	-	-	ns				
T_{AH}	Address Hold Time	Pins: RS,RW,E	20	-	-	ns				
T_{DDR}	Data Setup Time	Pins: DB0 - DB7	-	-	360	ns				
$T_{\rm H}$	Data Hold Time	Pins: DB0 - DB7	5	-	-	ns				

In 6800 interface (TA = 25°C, VDD = 5V)

Write Mode (Writing data from MPU to IC)						
T _C	Enable Cycle Time	Pin E (except clear display)	500	-	-	ns
T_{PW}	Enable Pulse Width	Pin E	230	-	-	ns
T_R, T_F	Enable Rise/Fall Time	Pin E	-	-	20	ns
T _{AS}	Address Setup Time	Pins: RS,RW,E	40	-	-	ns
T_{AH}	Address Hold Time	Pins: RS,RW,E	10	-	-	ns
T_{DSW}	Data Setup Time	Pins: DB0 - DB7	80	-	-	ns
$T_{\rm H}$	Data Hold Time	Pins: DB0 - DB7	10	-	-	ns
Read Mode (Reading Data from IC to MPU)						
$T_{\rm C}$	Enable Cycle Time	Pin E	500	-	-	ns
$T_{\rm PW}$	Enable Pulse Width	Pin E	230	-		ns
T_R, T_F	Enable Rise/Fall Time	Pin E	-		20	ns
T _{AS}	Address Setup Time	Pins: RS,RW,E	40	-	-	ns
T_{AH}	Address Hold Time	Pins: RS,RW,E	10	-	-	ns
T _{DDR}	Data Setup Time	Pins: DB0 - DB7	-	-	120	ns
T_{H}	Data Hold Time	Pins: DB0 - DB7	10	-	-	ns



5 Initializing of LCM

Serial Interface Mode(Fosc=540KHz)

DM4301C







6 Recommended circuit diagram

