



DM-TFTR13-362

**1.3 " 240x240 ROUND IPS DISPLAY PANEL -
SPI,MCU,RGB**

Contents

[Revision History](#)

[Main Features](#)

[Pin Description](#)

[IFI](#)

[Mechanical Drawing](#)

[Electrical Characteristics](#)

[Optical Characteristics](#)

[Timing Characteristics](#)

[RGB Interface Characteristics](#)

[8080 Series MCU Parallel Interface Characteristics: 18/16/9/8-bit Bus](#)

[Serial Interface Characteristics \(3-line serial\)](#)

[Serial Interface Characteristics \(4-line serial\)](#)

[Reset Timing](#)

[Reliability](#)

[Warranty and Conditions](#)

1 Revision History

Date	Changes
2018-07-06	First release

2 Main Features

Item	Specification	Unit
Resolution	240(RGB) x 240	pixel
Module Dimension	39.70 x 35.90 x 1.29	mm
TFT Controller IC	ST7789V	-
Touch	No	
Interface	8/9/16/18Bit MCU; 3/4SPI;16/18Bit RGB; Serial	-
Dot Pitch	0.135 x 0.135	mm
Display Color	65K/262K	
View Direction	FREE	
Weight	4	g

3 Pin Description

No.	Symbol	Description
1	LEDA	Anode pin of backlight
2	NC	No connect
3	LEDK	Cathode pin of backlight
4	NC	No connect
5	GND	Ground
6	GND	Ground
7	VCC/VCI	Power supply 3.3V
8	VDD(-5V)	Power supply 3.3V
9	IOVCC	Power supply 1.65V-3.3V
10	SDO	SPI interface output pin. The data is output on the falling edge of the SCL signal. If not used, let this pin open.
11-28	DB17-DB0	18-bit parallel bi-directional data bus for MCU system and RGB Interface mode . Fix to GND level when not in use
29	DIN(SDA)	When IM3: Low, SPI interface input/output pin. When IM3: High, SPI interface input pin. The data is latched on the rising edge of the SCL signal. If not used, please fix this pin at IOVCC or DGND level
30	PCLK	Dot clock signal for RGB interface operation. Fix this pin at IOVCC or GND when not in use.
31	DE	Data enable signal for RGB interface operation. fix this pin at IOVCC or GND when not in use.
32	HSYNC	Line synchronizing signal for RGB interface operation. fix this pin at IOVCC or GND when not in use.
33	VSYNC	Frame synchronizing signal for RGB interface operation. fix this pin at IOVCC or GND when not in use.
34	RD	Serves as a read signal and MCU read data at the rising edge. fix this pin at IOVCC or GND when not in use.
35	WR(SPI-RS)	Write enable in MCU parallel interface. Display data/command selection pin in 4-line serial interface. Second Data lane in 2 data lane serial interface. If not used, please fix this pin at IOVCC or DGND.
36	RS(SPI-SCL)	Display data/command selection pin in parallel interface. This pin is used to be serial interface clock. RS='1': display data or parameter. RS='0': command data. If not used, please fix this pin at IOVCC or DGND
37	CS	Chip select input pin ("Low" enable). fix this pin at IOVCC or GND when not in use
38	RESET	This signal will reset the device and must be applied to properly initialize the chip.
39	IM0	PU Parallel interface bus and serial interface select If use RGB Interface must select serial interface. Fix this pin at IOVCC and GND.
40	IM1	
41	IM2	
42	NC	No connect
43	NC	No connect
44	NC	No connect
45	NC	No connect

5 Electrical Characteristics


Item	Symbol	Condition	Min	Typ	Max	Unit
Digital Supply Voltage	VCI		2.4	3.3	3.6	V
Interface Operation Voltage	IOVCC		1.65	1.8	3.3	V
Low Level Input Voltage	V_{IL}		GND		0.3*IOVCC	V
High Level Input Voltage	V_{IH}		0.7*IOVCC		IOVCC	V
Operating Temperature	TOP	Absolute Max	-20		+70	°C
Storage Temperature	TST	Absolute Max	-30		+80	°C

6 Optical Characteristics

Item	Symbol	Min	Typ	Max	Unit
View Angles TOP	AV	60	80		deg
View Angles Bottom	AV	60	80		deg
View Angles Right	AH	60	80		deg
View Angles Left	AH	60	80		deg
Response Time	Tr +Tf		35	50	ms
LED Forward Current	If	15	20	-	mA
LED Forward Voltage	Vf		6.4		V
Contrast Ratio	CR	400	600		-
LCM Luminance	Lv	-	450		cd/m ²

7 Timing Characteristics

7.1 RGB Interface Characteristics



$V_{DDI}=1.65$ to $3.3V$, $V_{DD}=2.4$ to $3.3V$, $AGND=DGND=0V$, $T_a=25^\circ C$


Signal	Symbol	Parameter	MIN	MAX	Unit	Description
HSYNC, VSYNC	T_{SYNCS}	VSYNC, HSYNC Setup Time	30	-	ns	
ENABLE	T_{ENS}	Enable Setup Time	25	-	ns	
	T_{ENH}	Enable Hold Time	25	-	ns	
DOTCLK	PWDH	DOTCLK High-level Pulse Width	60	-	ns	
	PWDL	DOTCLK Low-level Pulse Width	60	-	ns	
	T_{CYCD}	DOTCLK Cycle Time	120	-	ns	
	Trghr, Trghf	DOTCLK Rise/Fall time	-	20	ns	
DB	T_{PDS}	PD Data Setup Time	50	-	ns	
	T_{PDH}	PD Data Hold Time	50	-	ns	

18/16 Bits RGB Interface Timing Characteristics

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
HSYNC, VSYNC	T_{SYNCS}	VSYNC, HSYNC Setup Time	25	-	ns	
ENABLE	T_{ENS}	Enable Setup Time	25	-	ns	



	T_{ENH}	Enable Hold Time	25	-	ns	
DOTCLK	PWDH	DOTCLK High-level Pulse Width	25	-	ns	
	PWDL	DOTCLK Low-level Pulse Width	25	-	ns	
	T_{CYCD}	DOTCLK Cycle Time	55	-	ns	
	Trghr, Trghf	DOTCLK Rise/Fall time	-	10	ns	
DB	T_{PDS}	PD Data Setup Time	25	-	ns	
	T_{PDH}	PD Data Hold Time	25	-	ns	

7.2 8080 Series MCU Parallel Interface Characteristics: 18/16/9/8-bit Bus




Signal	Symbol	Parameter	Min	Max	Unit	Description
D/CX	T_{AST}	Address setup time	0		ns	-
	T_{AHT}	Address hold time (Write/Read)	10		ns	
CSX	T_{CHW}	Chip select "H" pulse width	0		ns	-
	T_{CS}	Chip select setup time (Write)	15		ns	
	T_{RCS}	Chip select setup time (Read ID)	45		ns	
	T_{RCSFM}	Chip select setup time (Read FM)	355		ns	
	T_{CSF}	Chip select wait time (Write/Read)	10		ns	
	T_{CSH}	Chip select hold time	10		ns	
WRX	T_{WC}	Write cycle	66		ns	-
	T_{WRH}	Control pulse "H" duration	15		ns	
	T_{WRL}	Control pulse "L" duration	15		ns	
RDX (ID)	T_{RC}	Read cycle (ID)	160		ns	When read ID data
	T_{RDH}	Control pulse "H" duration (ID)	90		ns	
	T_{RDL}	Control pulse "L" duration (ID)	45		ns	
RDX (FM)	T_{RCFM}	Read cycle (FM)	450		ns	When read from frame memory
	T_{RDHFM}	Control pulse "H" duration (FM)	90		ns	
	T_{RDLFM}	Control pulse "L" duration (FM)	355		ns	
D[17:0]	T_{DST}	Data setup time	10		ns	For CL=30pF

	T_{DHT}	Data hold time	10		ns
	T_{RAT}	Read access time (ID)		40	ns
	T_{RATFM}	Read access time (FM)		340	ns
	T_{ODH}	Output disable time	20	80	ns



Note: The rising time and falling time (T_r , T_f) of input signal and fall time are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.


7.3 Serial Interface Characteristics (3-line serial)



VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=-30 to 70 °C

Signal	Symbol	Parameter	Min	Max	Unit	Description
CSX	T_{CSS}	Chip select setup time (write)	15		ns	
	T_{CSH}	Chip select hold time (write)	15		ns	
	T_{CSS}	Chip select setup time (read)	60		ns	
	T_{SCC}	Chip select hold time (read)	65		ns	
	T_{CHW}	Chip select "H" pulse width	40		ns	
SCL	T_{SCYCW}	Serial clock cycle (Write)	66		ns	
	T_{SHW}	SCL "H" pulse width (Write)	15		ns	
	T_{SLW}	SCL "L" pulse width (Write)	15		ns	
	T_{SCYCR}	Serial clock cycle (Read)	150		ns	
	T_{SHR}	SCL "H" pulse width (Read)	60		ns	
	T_{SLR}	SCL "L" pulse width (Read)	60		ns	
SDA (DIN)	T_{SDS}	Data setup time	10		ns	
	T_{SDH}	Data hold time	10		ns	
DOUT	T_{ACC}	Access time	10	50	ns	For maximum CL=30pF
	T_{OH}	Output disable time	15	50	ns	For minimum CL=8pF

7.4 Serial Interface Characteristics (4-line serial)



Signal	Symbol	Parameter	MIN	MAX	Unit	Description
CSX	T _{CSS}	Chip select setup time (write)	15		ns	
	T _{CSH}	Chip select hold time (write)	15		ns	
	T _{CSS}	Chip select setup time (read)	60		ns	
	T _{SCC}	Chip select hold time (read)	65		ns	
	T _{CHW}	Chip select "H" pulse width	40		ns	
SCL	T _{SCYCW}	Serial clock cycle (Write)	66		ns	-write command & data ram
	T _{SHW}	SCL "H" pulse width (Write)	15		ns	
	T _{SLW}	SCL "L" pulse width (Write)	15		ns	
	T _{SCYCR}	Serial clock cycle (Read)	150		ns	-read command & data ram
	T _{SHR}	SCL "H" pulse width (Read)	60		ns	
	T _{SLR}	SCL "L" pulse width (Read)	60		ns	
D/CX	T _{DCS}	D/CX setup time	10		ns	
	T _{DCH}	D/CX hold time	10		ns	
SDA (DIN)	T _{SDS}	Data setup time	10		ns	
	T _{SDH}	Data hold time	10		ns	
DOUT	T _{ACC}	Access time	10	50	ns	For maximum CL=30pF
	T _{OH}	Output disable time	15	50	ns	For minimum CL=8pF

7.5 Reset Timing




Figure 7 Reset Timing

VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=25 °C

Related Pins	Symbol	Parameter	MIN	MAX	Unit
RESX	TRW	Reset pulse duration	10	-	us
	TRT	Reset cancel	-	5 (Note 1, 5) 120 (Note 1, 6, 7)	ms

Table 9 Reset Timing


Notes:

- The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
- Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts


- During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.

- Spike Rejection also applies during a valid reset pulse as shown below:



5. When Reset applied during Sleep In Mode.
6. When Reset applied during Sleep Out Mode.
7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

8 Reliability

Test Item	Content of Test	Test Condition	Note
High Temperature Storage	Endurance test applying the high storage temperature for a long time.	80°C 200hrs	2
Low Temperature Storage	Endurance test applying the high storage temperature for a long time.	-30°C 200hrs	1,2
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	70°C 200hrs	-
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-20°C 200hrs	1
High Temperature/ Humidity Operation	The module should be allowed to stand at 60°C,90%RH max, for 96hrs under no-load condition excluding the polarizer. Then taking it out and drying it at normal temperature.	60°C,90%RH 96hrs	1,2
Thermal Shock Resistance	The sample should be allowed stand the following 10 cycles of operation. 	-20°C/70°C 10 cycles	-
Vibration Test	Endurance test applying the vibration during transportation and using.	Total fixed amplitude: 15mm; Vibration: 10~55Hz; One cycle 60 seconds to 3 directions of X, Y, Z, for each 16 minutes.	3
Static Electricity Test	Endurance test apply the electric stress to the terminal.	VS=800V, RS=1.5kΩ, CS=100pF, 1 time.	-

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal. Temperature and humidity after remove from the rest chamber.

Note3: Test performed on product itself, not inside a container

9 Warranty and Conditions

<http://www.displaymodule.com/pages/faq>