



## DM-TFT24-312

**2.4" TOUCH TFT DISPLAY WITH  
8/9/16/18 BIT MCU, 3/4 SPI AND 16/18  
BIT RGB INTERFACE**

## Contents

- 1 Revision History
- 2 Main Features
- 3 Pin Description
  - 3.1 Panel Pin Description
- 4 Mechanical Drawing
  - 4.1 Panel Mechanical Drawing
- 5 Optics & Electrical Characteristics
  - 5.1 Optical Characteristics
  - 5.2 Absolute Maximum Ratings
  - 5.3 DC Characteristics
  - 5.4 LED Backlight Characteristics
  - 5.5 AC Characteristics
    - 5.5.1 8080-Series MPU Parallel Interface Timing Characteristics
    - 5.5.2 3-wire Serial Interface Timing Characteristics:
    - 5.5.3 4-wire Serial Interface Timing Characteristics:
    - 5.5.4 RGB Interface Characteristics:
    - 5.5.5 Display RESET Timing Characteristics
- 6 TP Feature
  - 6.1 Conditions of use and storage
  - 6.2 Electrical property
  - 6.3 Mechanical property
  - 6.4 Optical property
- 7 Application Circuit Reference
  - 7.1 MCU circuit reference
  - 7.2 SPI circuit reference
  - 7.3 SPI circuit reference
- 8 Reliability
- 9 Warranty and Conditions

## 1 Revision History

Date	Changes
2015-01-21	First release
2015-06-23	Update the description of IM pins
2019-10-14	Third release

## 2 Main Features

Item	Specification	Unit
Diagonal Size	2.4	inch
Display Element	TFT active matrix	-
Display mode	Transmissive/ Normally White	-
Pixel arrangement	RGB vertical stripe	-
Display Colors	65K/262K	Colors
Resolution	240(RGB) x 320	pixel
Controller IC	ST7789V	-
Interface	8/16 bit MCU, 3/4 SPI+16/18bit RGB	-
Active Area	36.72 x 48.96	mm
Panel Dimension	42.72 x 60.26 x 3.8	mm
Pixel Pitch	0.153 x 0.153	mm
Viewing angle	6:00	o'clock
Weight	16.3	g

## 3 Pin Description

### 3.1 Panel Pin Description

Pin No.	Symbol	Function Description																												
1	GND	Ground																												
2	VCI	Supply voltage(3.3V)																												
3	VCI	Supply voltage(3.3V)																												
4	IM2	<table border="1"> <thead> <tr> <th>IM2</th> <th>IM1</th> <th>IM0</th> <th>Parallel Interface</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>MCU 8-bit Parallel</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>MCU 16-bit Parallel</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>MCU 9-bit Parallel</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>MCU 18-bit Parallel</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>3-Wire Serial</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>4-Wire Data Serial</td> </tr> </tbody> </table> <p>Note: If RGB mode used, IM2 should be "1".</p>	IM2	IM1	IM0	Parallel Interface	0	0	0	MCU 8-bit Parallel	0	0	1	MCU 16-bit Parallel	0	1	0	MCU 9-bit Parallel	0	1	1	MCU 18-bit Parallel	1	0	1	3-Wire Serial	1	1	0	4-Wire Data Serial
IM2	IM1		IM0	Parallel Interface																										
0	0		0	MCU 8-bit Parallel																										
0	0		1	MCU 16-bit Parallel																										
0	1		0	MCU 9-bit Parallel																										
0	1		1	MCU 18-bit Parallel																										
1	0		1	3-Wire Serial																										
1	1	0	4-Wire Data Serial																											
5	IM1																													
6	IM0																													
7	RESET	Active LOW Reset signal																												
8	CS	Chip select input pin ("LOW" enable). Fix this pin at VCI or GND when not in use.																												
9	DS(SCL)	This pin is used to select "Data or Command" in the parallel interface. When D/CX = '1', data is selected. When D/CX = '0', command is selected. This pin is used serial interface clock in 3-wire 9-bit / 4wire 8-bit serial data interface. Fix this pin at VCI or GND when not in use.																												
10	WR(SPI-RS,SDA2)	The data is applied on the rising edge of the SCL signal. If not used, second Data lane in 2 data lane serial interface. Fix this pin at VCI or GND when not in use.																												
11	RD	Serves as a read signal and MCU read data at the rising edge. Fix this pin at VCI or GND when not in use.																												
12	VSYNC	Frame synchronizing signal for RGB interface operation. Fix this pin at VCI or GND when not in use.																												
13	HSYNC	Line synchronizing signal for RGB interface operation. Fix this pin at VCI or GND when not in use.																												
14	ENABLE	Data enable signal for RGB interface operation.																												
15	DOTCLK	Dot clock signal for RGB interface operation. Fix this pin at VCI or GND when not in use.																												
16	SDA1	Dot clock signal for RGB interface operation. Fix this pin at VCI or GND when not in use.																												
17-34	DB0-DB17	Dot clock signal for RGB interface operation. Fix this pin at VCI or GND when not in use.																												
35	SDO	SPI interface output pin. -The data is output on the falling edge of the SCL signal. -If not used, let this pin open.																												
36	LEDA	Anode pin of backlight																												
37	LEDK1	Cathode pin OF backlight																												
38	LEDK2	Cathode pin OF backlight																												
39	LEDK3	Cathode pin OF backlight																												
40	LEDK4	Cathode pin OF backlight																												
41	XR	Touch panel Right Glass Terminal																												
42	YD	Touch panel Bottom Film Terminal																												
43	XL	Touch panel LIFT Glass Terminal																												
44	YU	Touch panel Top Film Terminal																												
45	GND	Ground																												



## 5 Optics & Electrical Characteristics

### 5.1 Optical Characteristics

Item	Symbol	Condition	Min	Typ	Max	Unit	Remark
C.I.E. (White)	(x) (y)	$\theta=0^\circ$	0.288 0.305	0.308 0.323	0.328 0.345	-	C.I.E.1931; Under C light Simulation; NTSC 56%
C.I.E(Red)	(x) (y)		0.592 0.309	0.612 0.329	0.632 0.349	-	
C.I.E(Green)	(x) (y)		0.279 0.547	0.299 0.567	0.319 0.587	-	
C.I.E(Blue)	(x) (y)		0.124 0.090	0.144 0.110	0.164 0.130	-	
Transmittance	T(%)		4.5	5.0	-	%	All left side data are based on CMI's following condition 1. LC: TN 2. Light Source: CMI LED BLU 3. Film: NPF TEG 1465DU 4. Machine: DMS 803
Contrast Ratio	CR		-	500	-	%	
Response time	$T_{ON} + T_{OFF}$		-	30	-	ms	
View Angles	$\theta_L$	CR>10	-	45	-	°	
	$\theta_R$		-	45	-		
	$\theta_T$		-	45	-		
	$\theta_B$		-	20	-		


Note: Definition of Contrast Ratio(CR): The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR)=L63/LO L63: Luminance of gray level 63

L0: Luminance of gray level0

CR=CR(5)

CR(X) is corresponding to the Contrast Ratio of the point X at Figure.



## 5.2 Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Digital Supply Voltage	V <sub>DD</sub>	-0.3	4.6	V
Digital interface supply Voltage	V <sub>DDIO</sub>	-0.3	4.6	V
Operating temperature	T <sub>OP</sub>	-20	+70	°C
Storage temperature	T <sub>ST</sub>	-30	+80	°C


## 5.3 DC Characteristics

Item	Symbol	Min	Typ.	Max	Unit
Digital Supply Voltage	V <sub>DD</sub>	2.4	3.3	4.2	V
Digital interface supply Voltage	V <sub>DDIO</sub>	1.65	3.3	4.2	V
Digital Operation Current	I <sub>DD</sub>	-	4	-	mA
Low Level Input Voltage	V <sub>IL</sub>	GND	-	0.3 x V <sub>DDIO</sub>	V
High Level Input Voltage	V <sub>IH</sub>	0.7 x V <sub>DDIO</sub>	-	V <sub>DDIO</sub>	V
Low Level Output Voltage	V <sub>OL</sub>	0	-	0.2 x V <sub>DDIO</sub>	V
High Level Output Voltage	V <sub>OH</sub>	0.8 x V <sub>DDIO</sub>	-	V <sub>DDIO</sub>	V

## 5.4 LED Backlight Characteristics

The back-light system is edge-lighting type with 4chips White LED


Parameter	Symbol	Min	Typ	Max	Unit	Remark
Forward voltage	V <sub>F</sub>	-	3.2	-	V	
Forward current	I <sub>F</sub>	60	80	-	mA	
LCM Luminance	L <sub>V</sub>	250	-	-	cd/m <sup>2</sup>	I <sub>F</sub> =80mA
Uniformity	AV <sub>g</sub>	80	--	--	%	



BLU CIRCUIT DIAGRAM

## 5.5 AC Characteristics


### 5.5.1 8080-Series MPU Parallel Interface Timing Characteristics




$V_{DDI}=1.65$  to  $3.3V$ ,  $V_{DD}=2.4$  to  $3.3V$ ,  $AGND=DGND=0V$ ,  $T_a=-30$  to  $70$  °C

Signal	Symbol	Description	Min	Max	Unit	Note
D/CX	$T_{AST}$	Address setup time	0	-	ns	
	$T_{AHT}$	Address hold time(Write/Read)	10	-	ns	
CSX	$T_{CHW}$	CSH "H" Pulse Width	0	-	ns	
	$T_{CS}$	Chip select setup time(Write)	10	-	ns	
	$T_{RCS}$	Chip select setup time(Read ID)	45	-	ns	
	$T_{RCSFM}$	Chip select setup time(Read FM)	355	-	ns	
	$T_{CSF}$	Chip select wait time(Write/Read)	10	-	ns	
	$T_{CSH}$	Chip select hold time	10	-	ns	
WRX	$T_{WC}$	Write cycle	66	-	ns	
	$T_{WRH}$	Control pulse H duration	15	-	ns	
	$T_{WRL}$	Control pulse L duration	15	-	ns	
RDX	$T_{RC}$	Read cycle (ID)	160	-	ns	When read ID data
	$T_{RDH}$	Control pulse H duration(ID)	90	-	ns	
	$T_{RDL}$	Control pulse L duration(ID)	45	-	ns	
RDX	$T_{RCFM}$	Read cycle (FM)	450	-	ns	When read from frame memory
	$T_{RDHFM}$	Control pulse H duration(FM)	90	-	ns	
	$T_{RDLFM}$	Control pulses L duration(FM)	355	-	ns	
D[17...0]	$T_{DST}$	Data setup time	10	-	ns	For CL=30pF
	$T_{DHT}$	Data hold time	10	-	ns	
	$T_{RAT}$	Read access time(ID)	-	40	ns	
	$T_{RATFM}$	Read access time(FM)	-	340	ns	
	$T_{ODH}$	Output disable time	20	80	ns	






### Rising and Falling Timing for I/O Signal



### Write-to-Read and Read-to-Write Timing

Note: The rising time and falling time ( $T_r$ ,  $T_f$ ) of input signal and fall time are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of  $V_{DDI}$  for Input signals.

### 5.5.2 3-wire Serial Interface Timing Characteristics:




$V_{DDI}=1.65$  to  $3.3V$ ,  $V_{DD}=2.4$  to  $3.3V$ ,  $AGND=DGND=0V$ ,  $T_a=-30$  to  $70\text{ }^{\circ}C$

Signal	Symbol	Description	Min	Max	Unit	Remark
CSX	$T_{CSS}$	Chip Select Setup Time (Write)	15	-	ns	
	$T_{CSH}$	Chip Select Hold Time (Write)	15	-	ns	
	$T_{CSS}$	Chip Select Setup Time (Read)	60	-	ns	
	$T_{SCC}$	Chip Select Hold Time (Read)	65	-	ns	
	$T_{CHW}$	Chip Select "H" Pulse Width	40	-	ns	
SCL	$T_{SCYCW}$	Serial Clock Cycle (Write)	66	-	ns	
	$T_{SHW}$	SCL "H" Pulse Width (Write)	15	-	ns	
	$T_{SLW}$	SCL "L" Pulse Width (Write)	15	-	ns	
	$T_{SCYCR}$	Serial Clock Cycle (Read)	150	-	ns	
	$T_{SHR}$	SCL "H" Pulse Width (Read)	60	-	ns	
	$T_{SLR}$	SCL "L" Pulse Width (Read)	60	-	ns	
D/CX	$T_{DCS}$	D/CX Setup Time	10	-	ns	
	$T_{DCH}$	D/CX Hold Time	10	-	ns	
SDA (DIN)	$T_{SDS}$	Data Setup Time	10	-	ns	
	$T_{SDH}$	Data Hold Time	10	-	ns	
DOUT	$T_{ACC}$	Access Time	10	50	ns	For Maximum $CL=30pF$ For Minimum $CL=8pF$
	$T_{OH}$	Output Disable Time	15	50	ns	

Note : The rising time and falling time ( $T_r$ ,  $T_f$ ) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of  $V_{DDI}$  for Input signals.

### 5.5.3 4-wire Serial Interface Timing Characteristics:




$V_{DDI}=1.65$  to  $3.3V$ ,  $V_{DD}=2.4$  to  $3.3V$ ,  $AGND=DGND=0V$ ,  $T_a=-30$  to  $70$  °C

Signal	Symbol	Description	Min	Max	Unit	Remark
CSX	T <sub>CSS</sub>	Chip Select Setup Time (Write)	15	-	ns	
	T <sub>CSH</sub>	Chip Select Hold Time (Write)	15	-	ns	
	T <sub>CSS</sub>	Chip Select Setup Time (Read)	60	-	ns	
	T <sub>SCC</sub>	Chip Select Hold Time (Read)	65	-	ns	
	T <sub>CHW</sub>	Chip Select "H" Pulse Width	40	-	ns	
SCL	T <sub>SCYCW</sub>	Serial Clock Cycle (Write)	66	-	ns	-Write Command & Data Ram
	T <sub>SHW</sub>	SCL "H" Pulse Width (Write)	15	-	ns	
	T <sub>SLW</sub>	SCL "L" Pulse Width (Write)	15	-	ns	
	T <sub>SCYCR</sub>	Serial Clock Cycle (Read)	150	-	ns	-Read Command & Data Ram
	T <sub>SHR</sub>	SCL "H" Pulse Width (Read)	60	-	ns	
	T <sub>SLR</sub>	SCL "L" Pulse Width (Read)	60	-	ns	
D/CX	T <sub>DCS</sub>	D/CX Setup Time	10	-	ns	
	T <sub>DCH</sub>	D/CX Hold Time	10	-	ns	
SDA (DIN)	T <sub>SDS</sub>	Data Setup Time	10	-	ns	
	T <sub>SDH</sub>	Data Hold Time	10	-	ns	
DOUT	T <sub>ACC</sub>	Access Time	10	50	ns	For Maximum CL=30pF For Minimum CL=8pF
	T <sub>OH</sub>	Output Disable Time	15	50	ns	

Note : The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

### 5.5.4 RGB Interface Characteristics:



$V_{\text{DDI}}=1.65$  to  $3.3V$ ,  $V_{\text{DD}}=2.4$  to  $3.3V$ ,  $AGND=DGND=0V$ ,  $T_a=-30 \sim 70 \text{ } ^\circ\text{C}$


#### 18/16 Bits RGB Interface Timing Characteristics

Signal	Symbol	Description	Min	Max	Unit	Remark
HSYNC, VSYNC	$T_{\text{SYNCs}}$	VSYNC, HSYNC Setup Time	30	-	ns	
ENABLE	$T_{\text{ENs}}$	Enable Setup Time	25	-	ns	
	$T_{\text{ENh}}$	Enable Hold Time	25	-	ns	
DOTCLK	$PWDH$	DOTCLK High-level Pulse Width	60	-	ns	
	$PWDL$	DOTCLK Low-level Pulse Width	60	-	ns	
	$T_{\text{CYCD}}$	DOTCLK Cycle Time	120	-	ns	
	$T_{\text{rghr}}, T_{\text{rghf}}$	DOTCLK Rise/Fall time	-	20	ns	
DB	$T_{\text{PDS}}$	PD Data Setup Time	50	-	ns	
	$T_{\text{POH}}$	PDData Hold Time	50	-	ns	

#### 6 Bits RGB Interface Timing Characteristics

Signal	Symbol	Description	Min	Max	Unit	Remark
HSYNC, VSYNC	$T_{\text{SYNCs}}$	VSYNC, HSYNC Setup Time	25	-	ns	
ENABLE	$T_{\text{ENs}}$	Enable Setup Time	25	-	ns	
	$T_{\text{ENh}}$	Enable Hold Time	25	-	ns	
DOTCLK	$PWDH$	DOTCLK High-level Pulse Width	25	-	ns	
	$PWDL$	DOTCLK Low-level Pulse Width	55	-	ns	
	$T_{\text{CYCD}}$	DOTCLK Cycle Time	55	-	ns	
	$T_{\text{rghr}}, T_{\text{rghf}}$	DOTCLK Rise/Fall time	-	10	ns	
DB	$T_{\text{PDS}}$	PD Data Setup Time	25	-	ns	
	$T_{\text{POH}}$	PDData Hold Time	25	-	ns	

### 5.5.5 Display RESET Timing Characteristics



$V_{DDI}=1.65$  to  $3.3V$ ,  $V_{DD}=2.4$  to  $3.3V$ ,  $AGND=DGND=0V$ ,  $T_a=25^{\circ}C$


Related Pins	Symbol	Parameter	Min	Max	Unit
REXS	TRW	Reset pulse duration	10	-	$\mu s$
	TRT	Reset cancel	-	5(Note 1,5)	ms
			-	120(Note 1,6,7)	ms

Note:

- The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
- Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than $5\mu s$	Reset Rejected
Longer than $9\mu s$	Reset
Between $5\mu s$ and $9\mu s$	Reset Starts

- During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.
- Spike Rejection also applies during a valid reset pulse as shown below:



- When Reset applied during Sleep In Mode.
- When Reset applied during Sleep Out Mode.
- It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.



## 6 TP Feature

### 6.1 Conditions of use and storage

Item	Content of Test	Note
Temperature range upon operation	Humidity: 20%~90% non dew, condensation -20°C~70°C	In a simple substance
Temperature range upon storage	Humidity: 20%~90% non dew, condensation -30°C~80°C	In a simple substance

### 6.2 Electrical property

Item	Value	Note
Maximum voltage	DV5V	
Resistance between terminals	X direction[Film side]:200-600Ω	
	Y direction [Glass side]:300-900Ω	
Insulation resistance	DC 25V 20MΩor above	Connect X + ~X- and Y+ ~Y-, apply 25VDC Between X and Y for perform measurements
Chattering	10 msec or below	
Rating	Voltage is DC 5V	



### 6.3 Mechanical property

Item	Performance		Note
Input method	Used of an exclusive pen or finger		
Load upon operation	Exclusive pen	60-100g or below	Operation and measurement with a pen must be carried out under the following tip conditions: Stylus pen material : POM(ployacetal) . Tip : Diameter 3.0mm, SR 0.8 mm
	Finger	60-100g or below	Operations and measurement methods simulated for a finger must be carried out under the following tip conditions. Material :Silicon rubber (Hardness : 30°Hs) Tip: Diameter 12.0 mm, SR 12.5mm
Surface hardness	Pencil hardness : 3H or above		It complies with the way of test method JIS K5400.


### 6.4 Optical property

Item	Performance	Note
Total light transmittance	80% or above	JIS K7105
Haze	5% or below	JIS K7136
Film specification	Polished type with hard coated surface	


## 7 Application Circuit Reference

### 7.1 MCU circuit reference

8-bit MCU INTERFACE




16-bit MCU INTERFACE






## 7.2 SPI circuit reference

### 3-WIRE SPI INTERFACE




### 4-WIRE SPI INTERFACE




### 7.3 SPI&RGB circuit reference


3-WIRE SPI AND 16-BIT RGB




4-WIRE SPI AND 16-BIT RGB



3-WIRE SPI AND 18-BIT RGB



4-WIRE SPI AND 18-BIT RGB



## 8 Reliability

Test Item	Content of Test	Test Condition	Note
High Temperature Storage	Endurance test applying the high storage temperature for a long time.	80°C 96hrs	2
Low Temperature Storage	Endurance test applying the high storage temperature for a long time.	-30°C 96hrs	1,2
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	70°C 96hrs	-
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-20 °C 96hrs	1
High Temperature/ Humidity Operation	The module should be allowed to stand at 60°C,90%RH max, for 96hrs under no-load condition excluding the polarizer. Then taking it out and drying it at normal temperature.	70°C,90%RH 96hrs	1,2
Thermal Shock Resistance	The sample should be allowed stand the following 10 cycles of operation	-20°C/70°C 20 cycles	-

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal. Temperature and humidity after remove from the rest chamber.

## 9 Warranty and Conditions

<http://www.displaymodule.com/pages/faq> HYPERLINK

"http://www.displaymodule.com/pages/faq"