



DM-TFT24-311

**2.4" TFT DISPLAY WITH
8/9/16/18 BIT MCU, 3/4 SPI AND
16/18 BIT RGB INTERFACE**

Contents

- 1 Revision History
- 2 Main Features
- 3 Pin Description
 - 3.1 Panel Pin Description
- 4 Mechanical Drawing
 - 4.1 Panel Mechanical Drawing
- 5 Optics & Electrical Characteristics
 - 5.1 Optical Characteristics
 - 5.2 Absolute Maximum Ratings
 - 5.3 DC Characteristics
 - 5.4 LED Backlight Characteristics
 - 5.5 AC Characteristics
 - 5.5.1 8080-Series MPU Parallel Interface Timing Characteristics
 - 5.5.2 3-wire Serial Interface Timing Characteristics:
 - 5.5.3 4-wire Serial Interface Timing Characteristics:
 - 5.5.4 RGB Interface Characteristics:
 - 5.5.5 Display RESET Timing Characteristics
- 6 Application Circuit Reference
- 7 Reliability
- 8 Warranty and Conditions

1 Revision History

Date	Changes
2015-01-21	First release
2019-08-30	Second release

2 Main Features

Item	Specification	Unit
Screen Size	2.4	inch
Driver Mode	Transmissive	-
Display Colors	65K/262K	colors
Resolution	240 x 320	dots
Controller IC	ST7789V	-
Interface	8/16bit MCU, 3/4 SPI+16/18bit RGB	-
Power Supply	3.3	V
View Direction	12 o'clock	-
Background LED	4 LED Normally White	-
Weight	10.7	g


3 Pin Description

3.1 Panel Pin Description

Pin No.	Symbol	Function Description		
1	GND	Ground		
2	VCI	Supply voltage(3.3V)		
3	VCI	Supply voltage(3.3V)		
4	IM2	MCU Parallel interface bus and Serial interface select IM2='0': Parallel Interface IM2='1': Serial Interface		
5	IM1	IM1	IM0	Parallel interface
		0	0	MCU 8-bit Parallel
6	IM0	0	1	MCU 16-bit Parallel
		1	0	MCU 9-bit Parallel
		1	1	MCU 18-bit Parallel
7	RESET	Active LOW Reset signal		
8	CS	Chip select input pin ("LOW" enable). Fix this pin at VCI or GND when not in use.		
9	DS(SCL)	This pin is used to select "Data or Command" in the parallel interface. When D/CX = '1', data is selected. When D/CX = '0', command is selected. This pin is used serial interface clock in 3-wire 9-bit / 4wire 8-bit serial data interface. Fix this pin at VCI or GND when not in use.		
10	WR(SPI-RS,SDA2)	The data is applied on the rising edge of the SCL signal. If not used, second Data lane in 2 data lane serial interface. Fix this pin at VCI or GND when not in use.		
11	RD	Serves as a read signal and MCU read data at the rising edge. Fix this pin at VCI or GND when not in use.		
12	VSYNC	Frame synchronizing signal for RGB interface operation. Fix this pin at VCI or GND when not in use.		
13	HSYNC	Line synchronizing signal for RGB interface operation. Fix this pin at VCI or GND when not in use.		
14	ENABLE	Data enable signal for RGB interface operation.		
15	DOTCLK	Dot clock signal for RGB interface operation. Fix this pin at VCI or GND when not in use.		
16	SDA1	Dot clock signal for RGB interface operation. Fix this pin at VCI or GND when not in use.		
17-34	DB0-DB17	Dot clock signal for RGB interface operation. Fix this pin at VCI or GND when not in use.		
35	SDO	SPI interface output pin. -The data is output on the falling edge of the SCL signal. -If not used, let this pin open.		
36	LEDA	Anode pin of backlight		
37	LEDK1	Cathode pin OF backlight		
38	LEDK2	Cathode pin OF backlight		
39	LEDK3	Cathode pin OF backlight		
40	LEDK4	Cathode pin OF backlight		
41	XR(NC)			
42	YD(NC)			
43	XL(NC)			
44	YU(NC)			
45	GND	Ground		

4 Mechanical Drawing

4.1 Panel Mechanical Drawing



5 Optics & Electrical Characteristics

5.1 Optical Characteristics

Item	Symbol	Min	Typ	Max	Unit	Remark
View Angles Top		-	45	-	°	
View Angles Bottom		-	20	-	°	
View Angles Left		-	45	-	°	
View Angles Right		-	45	-	°	
Response Time (25°C)	Tr + Tf	-	30	-	ms	
Uniformity		80	-	-	%	
Contrast Ratio	CR	-	500	-		
Luminance	Lv	250	-	-	cd/m ²	

5.2 Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Digital Supply Voltage	V _{DD}	-0.3	4.6	V
Digital interface supply Voltage	V _{DDIO}	-0.3	4.6	V
Operating Temperature	T _{OP}	-20	70	°C
Storage Temperature	T _{ST}	-30	80	°C

5.3 DC Characteristics


Item	Symbol	Min	Typ.	Max	Unit
Supply Voltage For Logic	V _{DD}	2.4	3.3	4.2	V
Digital interface supply Voltage	V _{DDIO}	1.65	3.3	4.2	V
Digital Operation Current	I _{DD}	-	4	-	mA
Low Level Input Voltage	V _{IL}	GND	-	0.3V _{DDIO}	V
High Level Input Voltage	V _{IH}	0.7V _{DDIO}	-	V _{DDIO}	V
Low Level Output Voltage	V _{OL}	GND	-	0.2V _{DDIO}	V
High Level Output Voltage	V _{OH}	0.8V _{DDIO}	-	V _{DDIO}	V

5.4 LED Backlight Characteristics

Item	Symbol	Min	Typ.	Max	Unit	Note
Backlight Forward Current	I _F	60	80	-	mA	
Backlight Forward Voltage	V _F	-	3.2	-	V	
LCM Luminance	Lv	250	-	-	cd/m ²	I _F =80mA
Uniformity	AVg	80	-	-	%	


5.5 AC Characteristics

5.5.1 8080-Series MPU Parallel Interface Timing Characteristics




$V_{DDI}=1.65$ to $3.3V$, $V_{DD}=2.4$ to $3.3V$, $AGND=DGND=0V$, $T_a=-30$ to 70 °C

Signal	Symbol	Description	Min	Max	Unit	Note
D/CX	T_{AST}	Address setup time	0	-	ns	
	T_{AHT}	Address hold time(Write/Read)	10	-	ns	
CSX	T_{CHW}	CSH "H" Pulse Width	0	-	ns	
	T_{CS}	Chip select setup time(Write)	10	-	ns	
	T_{RCS}	Chip select setup time(Read ID)	45	-	ns	
	T_{RCSFM}	Chip select setup time(Read FM)	355	-	ns	
	T_{CSF}	Chip select wait time(Write/Read)	10	-	ns	
	T_{CSH}	Chip select hold time	10	-	ns	
WRX	T_{WC}	Write cycle	66	-	ns	
	T_{WRH}	Control pulse H duration	15	-	ns	
	T_{WRL}	Control pulse L duration	15	-	ns	
RDX	T_{RC}	Read cycle (ID)	160	-	ns	When read ID data
	T_{RDH}	Control pulse H duration(ID)	90	-	ns	
	T_{RDL}	Control pulse L duration(ID)	45	-	ns	
RDX	T_{RCFM}	Read cycle (FM)	450	-	ns	When read from frame memory
	T_{RDHFM}	Control pulse H duration(FM)	90	-	ns	
	T_{RDLFM}	Control pulses L duration(FM)	355	-	ns	
D[17...0]	T_{DST}	Data setup time	10	-	ns	ForCL=30pF
	T_{DHT}	Data hold time	10	-	ns	
	T_{RAT}	Read access time(ID)	-	40	ns	
	T_{RATFM}	Read access time(FM)	-	340	ns	
	T_{ODH}	Output disable time	20	80	ns	




Rising and Falling Timing for I/O Signal



Write-to-Read and Read-to-Write Timing

Note: The rising time and falling time (T_r , T_f) of input signal and fall time are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

5.5.2 3-wire Serial Interface Timing Characteristics:




$V_{DDI}=1.65$ to $3.3V$, $V_{DD}=2.4$ to $3.3V$, $AGND=DGND=0V$, $T_a=-30$ to $70\text{ }^{\circ}C$

Signal	Symbol	Description	Min	Max	Unit	Remark
CSX	T_{CSS}	Chip Select Setup Time (Write)	15	-	ns	
	T_{CSH}	Chip Select Hold Time (Write)	15	-	ns	
	T_{CSS}	Chip Select Setup Time (Read)	60	-	ns	
	T_{SCC}	Chip Select Hold Time (Read)	65	-	ns	
	T_{CHW}	Chip Select "H" Pulse Width	40	-	ns	
SCL	T_{SCYCW}	Serial Clock Cycle (Write)	66	-	ns	
	T_{SHW}	SCL "H" Pulse Width (Write)	15	-	ns	
	T_{SLW}	SCL "L" Pulse Width (Write)	15	-	ns	
	T_{SCYCR}	Serial Clock Cycle (Read)	150	-	ns	
	T_{SHR}	SCL "H" Pulse Width (Read)	60	-	ns	
	T_{SLR}	SCL "L" Pulse Width (Read)	60	-	ns	
D/CX	T_{DCS}	D/CX Setup Time	10	-	ns	
	T_{DCH}	D/CX Hold Time	10	-	ns	
SDA (DIN)	T_{SDS}	Data Setup Time	10	-	ns	
	T_{SDH}	Data Hold Time	10	-	ns	
DOUT	T_{ACC}	Access Time	10	50	ns	For Maximum $CL=30pF$
	T_{OH}	Output Disable Time	15	50	ns	For Minimum $CL=8pF$

Note : The rising time and falling time (T_r , T_f) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of V_{DDI} for Input signals.


5.5.3 4-wire Serial Interface Timing Characteristics:



$V_{DDI}=1.65$ to $3.3V$, $V_{DD}=2.4$ to $3.3V$, $AGND=DGND=0V$, $T_a=-30$ to 70 °C

Signal	Symbol	Description	Min	Max	Unit	Remark
CSX	T_{CSS}	Chip Select Setup Time (Write)	15	-	ns	
	T_{CSH}	Chip Select Hold Time (Write)	15	-	ns	
	T_{CSS}	Chip Select Setup Time (Read)	60	-	ns	
	T_{SCC}	Chip Select Hold Time (Read)	65	-	ns	
	T_{CHW}	Chip Select "H" Pulse Width	40	-	ns	
SCL	T_{SCYCW}	Serial Clock Cycle (Write)	66	-	ns	-Write Command & Data Ram
	T_{SHW}	SCL "H" Pulse Width (Write)	15	-	ns	
	T_{SLW}	SCL "L" Pulse Width (Write)	15	-	ns	
	T_{SCYCR}	Serial Clock Cycle (Read)	150	-	ns	-Read Command & Data Ram
	T_{SHR}	SCL "H" Pulse Width (Read)	60	-	ns	
	T_{SLR}	SCL "L" Pulse Width (Read)	60	-	ns	
D/CX	T_{DCS}	D/CX Setup Time	10	-	ns	
	T_{DCH}	D/CX Hold Time	10	-	ns	
SDA (DIN)	T_{SDS}	Data Setup Time	10	-	ns	
	T_{SDH}	Data Hold Time	10	-	ns	
DOUT	T_{ACC}	Access Time	10	50	ns	For Maximum $CL=30pF$ For Minimum $CL=8pF$
	T_{OH}	Output Disable Time	15	50	ns	


Note : The rising time and falling time (T_r , T_f) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of V_{DDI} for Input signals.

5.5.4 RGB Interface Characteristics:


$V_{\text{DDI}}=1.65$ to 3.3V , $V_{\text{DD}}=2.4$ to 3.3V , $\text{AGND}=\text{DGND}=0\text{V}$, $T_a=-30 \sim 70 \text{ }^\circ\text{C}$

Signal	Symbol	Description	Min	Max	Unit	Remark
HSYNC, VSYNC	T_{SYNCs}	VSYNC, HSYNC Setup Time	30	-	ns	
ENABLE	T_{ENs}	Enable Setup Time	25	-	ns	
	T_{ENh}	Enable Hold Time	25	-	ns	
DOTCLK	$P\text{WDH}$	DOTCLK High-level Pulse Width	60	-	ns	
	$P\text{WDL}$	DOTCLK Low-level Pulse Width	60	-	ns	
	T_{CYCD}	DOTCLK Cycle Time	120	-	ns	
	T_{rghr} , T_{rghf}	DOTCLK Rise/Fall time	-	20	ns	
DB	T_{PDS}	PD Data Setup Time	50	-	ns	
	T_{PDH}	PDData Hold Time	50	-	ns	

5.5.5 Display RESET Timing Characteristics



$V_{DDI}=1.65$ to $3.3V$, $V_{DD}=2.4$ to $3.3V$, $AGND=DGND=0V$, $T_a=-30 \sim 70 \text{ } ^\circ\text{C}$


Related Pins	Symbol	Parameter	Min	Max	Unit
REXS	TRW	Reset pulse duration	10	-	μs
	TRT	Reset cancel	-	5(Note 1,5)	ms
			-	120(Note 1,6,7)	ms

Note:

1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:


RESX Pulse	Action
Shorter than $5\mu\text{s}$	Reset Rejected
Longer than $9\mu\text{s}$	Reset
Between $5\mu\text{s}$ and $9\mu\text{s}$	Reset Starts

3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.
4. Spike Rejection also applies during a valid reset pulse as shown below:




5. When Reset applied during Sleep In Mode.
6. When Reset applied during Sleep Out Mode.
7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.


6 Application Circuit Reference




3-WIRE SPI AND 16-BIT RGB




4-WIRE SPI AND 16-BIT RGB




3-WIRE SPI AND 18-BIT RGB



4-WIRE SPI AND 18-BIT RGB



7 Reliability

Test Item	Content of Test	Test Condition	Note
High Temperature Storage	Endurance test applying the high storage temperature for a long time.	80°C 200hrs	2
Low Temperature Storage	Endurance test applying the high storage temperature for a long time.	-30°C 200hrs	1,2
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	70°C 200hrs	-
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-20 °C 200hrs	1
High Temperature/ Humidity Operation	The module should be allowed to stand at 60°C,90%RH max, for 96hrs under no-load condition excluding the polarizer. Then taking it out and drying it at normal temperature.	60°C,90%RH 96hrs	1,2
Thermal Shock Resistance	The sample should be allowed stand the following 10 cycles of operation  -20°C 25°C 70°C 30min 5min 30min 1 cycle	-20°C/70°C 10 cycles	-

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal. Temperature and humidity after remove from the rest chamber.

8 Warranty and Conditions

<http://www.displaymodule.com/pages/faq> HYPERLINK

"http://www.displaymodule.com/pages/faq"