



DM-PMOLED112-004



Revised History

Part Number	Revision	Revision Conter	t Revised on
DM-PMOLED112-00	4	А	New March 10, 2011



Contents

	evision History	
Co	ontents	<i>ii</i>
1.	Basic Specifications	. 1~5
	1.1 Display Specifications	
	1.2 Mechanical Specifications	1
	1.3 Active Area / Memory Mapping & Pixel Construction	1
	1.4 Mechanical Drawing	2
	1.5 Pin Definition	3
	1.6 Block Diagram	5
	Absolute Maximum Ratings	
<i>3</i> .	Optics & Electrical Characteristics	7~ <i>10</i>
	3.1 Optics Characteristics	7
	3.2 DC Characteristics	7
	3.3 AC Characteristics	
	3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics	
	3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics	9
	3.3.3 Serial Interface Timing Characteristics	10
4 .	3.3.3 Serial Interface Timing Characteristics Functional Specification	1~13
	4.1/Commands	11
	4.2 Power down and Power up Sequence	11
	4.2.1 Power up Sequence	11
	4.2.2 Power down Sequence	11
	4.3 Reset Circuit	
	4.4 Actual Application Example	
5.	Reliability	
	5.1 Contents of Reliability Tests	
	5.2 Failure Check Standard	
6.	Outgoing Quality Control Specifications	
	6.1 Environment Required	
	6.2 Sampling Plan	
	6.3 Criteria & Acceptable Quality Level	
	6.3.1 Cosmetic Check (Display Off) in Non-Active Area	
	6.3.2 Cosmetic Check (Display Off) in Active Area	
	6.3.3 Pattern Check (Display On) in Active Area	
	Package Specifications	
8 .	Precautions When Using These OEL Display Modules20	
	8.1 Handling Precautions	
	8.2 Storage Precautions	
	8.3 Designing Precautions	
	8.4 Precautions when disposing of the OEL display modules	
	8.5 Other Precautions	
	arranty	
No	otice	22



1. Basic Specifications

1.1 Display Specifications

1) Display Mode: Passive Matrix

2) Display Color: 65,536 Colors (Maximum)

3) Drive Duty: 1/96 Duty

1.2 Mechanical Specifications


1) Outline Drawing: According to the annexed outline drawing

2) Number of Pixels: $96 (RGB) \times 96$

3) Panel Size: $25.90 \times 30.10 \times 1.30 \text{ (mm)}$ 4) Active Area: $19.852 \times 19.852 \text{ (mm)}$ 5) Pixel Pitch: $0.069 \times 0.207 \text{ (mm)}$ 6) Pixel Size: $0.049 \times 0.187 \text{ (mm)}$


7) Weight: 2.07 (g)

1.3 Active Area / Memory Mapping & Pixel Construction





1.4 Mechanical Drawing





1.5 Pin Definition

To V _{sop} Coround of Logic Circuit This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground. Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be connected to external ground. Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be connected to external ground. Power Supply for OEL Panel This is the ground pins for analog circuits. It must be connected to external ground. Power Supply This is the precharge driving voltage for OEL driving segment pins respectively. A zener didde should be connected between this pin and V _{so} . A zener didde should be connected between this pin and V _{so} . Voltage Output High Level for Scan Signal This is the current reference in the pinhinest Adjustment This is the current reference pin to generate precharge and driving current. A spok resistor should be connected between this pin and V _{so} . Voltage Output High Level for Scan Signal This is the scan driver power supply pin. A tantalum capacitor should be connected between this pin and V _{so} . Voltage Output High Level for Scan Signal This is the scan driver power supply pin. A tantalum capacitor should be connected between this pin and V _{so} . Voltage Output High Level for Scan Signal This is the scan driver power supply pin. A tantalum capacitor should be connected between this pin and V _{so} . Voltage Output High Level for Scan Signal This is the scan driver power supply pin. A tantalum capacitor should be connected between this pin and V _{so} . Voltage Current Reference pin to generate precharge and driving current. A space pink pink pink pink pink pink pink pink	Pin Number	Symbol	1/0	Function
This is a violage supply pin. It must be connected to external source. Power Supply for Core Logic Circuit This is a voltage supply pin. It can be suppled externally or regulated internally from Vos. A capacitor should be connected between this pin & Vos. Men I/O signal should have Vs. reference to Vosco. When I/O signal pins (C80, PS, D0-D7, control signals) pull high, they should be connected to Vosco. Power Supply for I/O Pin This pin is a power supply pin of I/O buffer. It should be connected to Vosco. When I/O signal pins (C80, PS, D0-D7, control signals) pull high, they should be connected to Vosco. Power Supply for CDE Panel This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground. Power Supply for CDE Panel This is the most positive voltage supply pin of the chip. It must be connected to external source. Cround of OEL Panel This is the ground pins for analog circuits. It must be connected to external source. Ground of OEL Panel This is the ground pins for analog circuits. It must be connected to external source. Cround of OEL Panel This is the ground pins for analog circuits. It must be connected to external source. Ground of OEL Panel This is the ground pins for analog circuits. It must be connected to external ground. Cround of OEL Panel This is the scanner for the pins and Vs Current Reference for Brightness Adults there. This is the scanner for the pins and Vs Voltage Output High Level for Scan Signal This is the scanner for the pins and Vs Voltage Output High Level for Scan Signal This is the scanner of the pins and Vs Voltage Output High Level for Scan Signal This is the scanner of the pins and Vs Voltage Output High Level for Scan Signal This is the scanner of the pins and Vs Voltage Output High Level for Scan Signal This is the scanner of the pins and Vs Voltage Output High Level for Scan Signal This is the required to scanner of the pins and Vs Voltage Output High Level for Scan Signal This is the requi	Power Suppl	У		
This is a Voltage supply pin. It must be connected to external source. Power Supply for I/O Pin This pin is a power supply pin of I/O buffer. It should be connected to V _{to} or decrease supply pin of I/O buffer. It should be connected to V _{to} or decrease supply pin of I/O buffer. It should be connected to V _{to} or decrease supply pin of I/O buffer. It should be connected to V _{to} or decrease supply pin of I/O buffer. It should be connected to V _{to} or decrease supply pin of I/O buffer. It should be connected to V _{to} or decrease supply pin of I/O buffer. It should be connected to V _{to} or decrease supply pin of I/O buffer. It should be connected to V _{to} or decrease supply pin of I/O buffer. It should be connected to V _{to} or decrease supply pin of I/O buffer. It should be connected to vertical supply pin of I/O buffer. It should be connected to external supply pin of I/O buffer. It should be connected to external supply pin of I/O buffer. It must be connected to external supply pin of I/O buffer. It must be connected to external supply pin of I/O buffer. It must be connected to external supply pin of I/O buffer. It must be connected to external supply pin of I/O buffer. It must be connected to external supply pin of I/O buffer. It must be connected to external supply pin of I/O buffer. It must be connected to external supply pin of I/O buffer. It must be connected to external supply pin of I/O buffer. It must be connected to external supply pin of I/O buffer. It must be connected to external supply pin of I/O buffer. It must be connected to external supply pin of I/O buffer. It must be connected to external supply pin of I/O buffer. It must be connected to external supply pin of I/O buffer. It must be connected to external supply pin of I/O buffer. It must be connected to external supply pin of I/O buffer. It must be connected to external supply pin of I/O buffer. It must be connected to external supply pin of I/O buffer. It must be connected to external pin	6	VDD	Р	
This is a voltage supply pin. It can be supplied externally or regulated internal or Noo. A capacitor should be connected between this pin & Vos under all circumstances. Power Supply for I/O Pin This pin is a power supply pin of I/O buffer. It should be connected to Vos or to value. All I/O signal should have Value reference to Value. When I/O signal pins (C80, PS, D0-D7, control signals) pull high, they should be connected to Voso. 27 VSS P This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground. Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be connected to external ground. Power Supply for OEL Panel This is the ground pins for analog circuits. It must be connected to external ground. Driver 30 RPRE GPRE BPRE GPRE BPRE GPRE GPRE GPRE GPRE GPRE GPRE GPRE G		,,,,	•	
Second of OEL Panel This is the ground pins for analog circuits. It must be connected to external source. All I/O signal should have V _{St} reference to V _{topo} . When I/O signal pins (C80, PS, DV-O7, control signals) pull high, they should be connected to V _{topo} . Ground of Logic Circuit This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground. Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be connected to external source. Ground of OEL Panel This is the ground pins for analog circuits. It must be connected to external source. Ground of OEL Panel This is the ground pins for analog circuits. It must be connected to external source. Ground of OEL Panel This is the ground pins for analog circuits. It must be connected to external ground. This is the ground pins for analog circuits and the precharge driving voltages for DEL driving segment pins respectively. Assembly the ground pins for analog circuits. It must be connected to external ground. This is the ground pins for analog circuits. It must be connected to external ground. This is the ground pins for analog circuits and the ground pins for analog circuits are ground pins for analog circuits. This is the ground pins for analog circuits and ground. This is the ground pins for analog circuits and ground pins for analog circuits. This is the ground pins for analog circuits and ground pins for analog circuits and ground pins for analog circuits. This is the ground pins for analog circuits and ground pins for analog circuits. This is the ground pins for analog circuits and ground pins for analog circuits and ground pins for analog circuits. This is the ground pins for analog circuits and ground pins for analog circui	5	VDDR	Р	This is a voltage supply pin. It can be supplied externally or regulated internally
Power Supply for I/O Pin This pin is a prover Supply pin of I/O buffer. It should be connected to Von or external source. All I/O signal should have V _{in} reference to V _{cono} . When I/O signal pins (C80, PS, D0~D7, control signals) pull high, they should be connected to V _{cono} . Ground of Logic Circuit This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground.		1551	•	•
Second of Logic Circuit Personal State of Control of State of Control of State o				Power Supply for I/O Pin
Signal pins (C80, PS, Do-Vo7, control signals) pull high, they should be connected to V _{S00} . Cround of Logic Circuit This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground. Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be connected to external source. Ground of OEL Panel This is the ground pins for analog circuits. It must be connected to external source. Ground of OEL Panel This is the ground pins for analog circuits. It must be connected to external ground. Power Supply pin of the chip. It must be connected to external ground. Power Supply pin of the chip. It must be connected to external ground. Power Supply pin of the chip. It must be connected to external ground. Power Supply pin of the chip. It must be connected to external ground. Power Supply pin of the chip. Power Supply pin of the chip. Power Supply pin. A tantalum capacitor should be connected between this pin and V _{So} . Voltage Output High Level for Scan Signal This is the scan driver power supply pin. A tantalum capacitor should be connected between this pin and V _{So} . Voltage Output High Level for Scan Signal This is the scan driver power supply pin. A tantalum capacitor should be connected between this pin and V _{So} . Voltage Output High Level for Scan Signal This is the scan driver power supply pin. A tantalum capacitor should be connected between this pin and V _{So} . Voltage Output High Level for Scan Signal This is the scan driver power supply pin. A tantalum capacitor should be connected between this pin and V _{So} . Voltage Output High Level for Scan Signal This is the scan driver power supply pin. A tantalum capacitor should be connected between the pin pin and V _{So} . Power Scan	8	VDDIO	Р	
27 VSS P This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground. Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be connected to external source. Ground of OEL Panel This is the most positive voltage supply pin of the chip. It must be connected to external source. Ground of OEL Panel This is the ground pins for analog circuits. It must be connected to external ground. Driver P This is the ground pins for analog circuits. It must be connected to external ground. Driver External Voltage Reference for Pre-charge Signal This is the precharge driving voltages for DEL driving sement pins respectively. A zener dicide should be connected between this pin and Vs. Current Reference for Brightness Adjustment This is the connected between this pin and Vs. Voltage Output High Level for Scan Signal This is the scan driver power supply pin. A tantalum capacitor should be connected between this pin and Vs. Voltage Output High Level for Scan Signal This is the scan driver power supply pin. A tantalum capacitor should be connected between this pin and Vs. Clock Clock P Fine Adjustment for Oscillation The frequency is controlled by external 27kΩ resistor between OSC1 and OSC2. The oscillator signal is used for system clock generation. When the external clock mode is selected, OSC1 is used external clock input. Configuration Regulator Enable/Disable for Logic Power Supply This pin is the regulator enable/disable input of V _{ros} . If it is connected to V _{co} , the internal regulator is used. Otherwise, an external voltage supplier should be used. Interface P RSTB I Select the CPU Type Low: Soxial Interface High: SepS114A is not selected and can be accessed. High: SepS114A is not selected and cannot be accessed. Data/Command Control Low: Command Control	· ·	10010	•	signal pins (C80, PS, D0~D7, control signals) pull high, they should be connected
VCC_C P This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground. Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be connected to external ground. Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be connected to external source. Ground of OEL Panel This is the ground pins for analog circuits. It must be connected to external ground. Power Supply pin of the chip. It must be connected to external ground. Power Supply pin of the chip. It must be connected to external ground. Power Supply pin of the chip. It must be connected to external ground. Power Supply pin of the chip. It must be connected to external ground. Power Supply pin of the chip. It must be connected to external ground. Power Supply pin of the chip. It must be connected to external ground. Power Supply pin of the chip. It must be connected to external ground. Power Supply pin of the chip. It must be connected to external ground. Power Supply pin of the chip. It must be connected between this pin and Vss. Power Supply pin of the chip. Power Supply pin of the chip is pin sin ground. Power Supply pin of the chip. Power Supply pin of the chip is pin sin ground. Power Supply pin of the chip is pin sin ground. Power Supply pin of the chip is pin sin ground. Power Supply pin of the chip is pin sin ground. Power Supply pin of the chip is pin pin sin ground. Power Supply pin of the chip is pin sin ground. Power Supply pin of the chip is pin pin sin ground. Power Supply pin				
A, 31 VCC_C P This is the most positive voltage supply pin of the chip. It must be connected to external source.	27	VSS	Р	This is a ground pin. It also acts as a reference for the logic pins. It must be
A, 31				
Part	4, 31	VCC_C	Р	This is the most positive voltage supply pin of the chip. It must be connected to
P This is the ground pins for analog circuits. It must be connected to external ground. Driver				
Driver 30 GPRE 1/0 External Voltage Reference for Pre-charge Signal This is the precharge driving voltages for DEL driving segment ons respectively. A zener did de should be connected between this pin and Vs. A zener did de should be connected between this pin and Vs. A zener did de should be connected between this pin and Vs. A zener did de should be connected between this pin and Vs. A zener did de should be connected between this pin and Vs. Voltage Output High Level for Scan Signal This is the current reference pin to generate precharge and driving current. A 39k3 resistor should be connected between this pin and Vs. Voltage Output High Level for Scan Signal This is the scan driver power supply pin. A tantalum capacitor should be connected between this pin and Vs. Clock 24	2, 33	VSSH	Р	This is the ground pins for analog circuits. It must be connected to external
Select the CPU Type Select Type				ground.
Clock Interface Select the CPU Type Interface Select the CPU Type Low: BoXX-Series MCU Select Parallel / Sex-Series MCU Select Parallel / Sex-Series MCU Select Parallel / Sex-Series MCU Select Parallel / Sex-Serial Interface Select Parallel / Interface Power Reset of Controller and Driver This pin is the reget and connected between this pin is low, initialization of the chip is executed. CSB I This is the precharge and driving current. A zerial frequency is controlled by external 27kΩ resistor between OSC1 and OSC2. The scillator signal is used for system clock generation. When the external clock mode is selected, OSC1 is used external clock input. Configuration Regulator Enable/Disable for Logic Power Supply This pin is the regulator is used. Otherwise, an external voltage supplier should be used. Configuration Select the CPU Type Low: SoXX-Series MCU High: 68XX-Series MCU. Select Parallel/Serial Interface Power Reset for Controller and Driver This pin is treest signal input. When the pin is low, initialization of the chip is executed. Chip Select Low: ScPS114A is selected and can be accessed. Data/Command Control Low: Command Low: Com	Driver			
A zener dicide should be connected between this pin and Vss.	M// ' M//	A 4007 1004007		
Current Reference for Brightness Adjustment		7.000 8011.7.400	I/O	
This is the current reference pin to generate pre-charge and driving current. A 39kΩ resistor should be connected between this pin and Vss. Voltage Output High Level for Scan Signal This is the scan driver power supply pin. A tantalum capacitor should be connected between this pin and Vss. Clock 24 OSC1 I The frequency is controlled by external 27kΩ resistor between OSC1 and OSC2. The oscillator signal is used for system clock generation. When the external clock mode is selected, OSC1 is used external clock input. Configuration 7 PSEL I Regulator Enable/Disable for Logic Power Supply This pin is the regulator enable/disable input of Vops. If it is connected to Vno, the internal regulator is used. Otherwise, an external voltage supplier should be used. Interface 23 C80 I Select the CPU Type Low: 80XX-Series MCU. High: 68XX-Series MCU. Select Parallel Interface High: Parallel Interface Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. Chip Select Low: SPS114A is selected and can be accessed. High: SEPS114A is not selected and cannot be accessed. Data/Command Control	28	BPKE		
3, 32 VCC_R P This is the scan driver power supply pin. A tantalum capacitor should be connected between this pin and V _{ss} . Clock 24	26	IREF	1/0	This is the current reference pin to generate precharge and driving current. A
Connected between this pin and V _{SS} . Clock	2 27	VCC P	D	
Poscion	5, 52	VCC_IX	Г	
24 OSC1 OSC2 I The frequency is controlled by external 27kΩ resistor between OSC1 and OSC2. The oscillator signal is used for system clock generation. When the external clock mode is selected, OSC1 is used external clock input. Configuration	Clock			
The oscillator signal is used for system clock generation. When the external clock mode is selected, OSC1 is used external clock input. Pose	24	0001	т	
When the external clock mode is selected, OSC1 is used external clock input. Configuration Regulator Enable/Disable for Logic Power Supply This pin is the regulator enable/disable input of V _{DDR} . If it is connected to V _{DD} , the internal regulator is used. Otherwise, an external voltage supplier should be used. Interface 23 C80 I Select the CPU Type Low: 80XX-Series MCU High: 68XX-Series MCU. Select Parallel/Serial Interface Type Low: Serial Interface High: Parallel Interface Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. Chip Select Low: SEPS114A is selected and can be accessed. High: SEPS114A is not selected and cannot be accessed. Data/Command Control Low: Command				
PSEL I Regulator Enable/Disable for Logic Power Supply This pin is the regulator enable/disable input of V _{DDR} . If it is connected to V _{DD} , the internal regulator is used. Otherwise, an external voltage supplier should be used. Interface Select the CPU Type	25	0302	U	
This pin is the regulator enable/disable input of V _{DDR} . If it is connected to V _{DD} , the internal regulator is used. Otherwise, an external voltage supplier should be used. Interface 23 C80 I Low: 80XX-Series MCU High: 68XX-Series MCU. Select Parallel/Serial Interface Type Low: Serial Interface High: Parallel Interface High: Parallel Interface Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. Chip Select Low: SEPS114A is selected and can be accessed. High: SEPS114A is not selected and cannot be accessed. Data/Command Control Low: Command	Configuration	n		
Interface 23 C80 I Select the CPU Type Low: 80XX-Series MCU High: 68XX-Series MCU. Select Parallel/Serial Interface Type Low: Serial Interface High: Parallel Interface Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. Chip Select Low: SEPS114A is selected and can be accessed. High: SEPS114A is not selected and cannot be accessed. Data/Command Control Low: Command				
Interface 23 C80 I Select the CPU Type Low: 80XX-Series MCU. High: 68XX-Series MCU. Select Parallel/Serial Interface Type 22 PS I Low: Serial Interface High: Parallel Interface High: Parallel Interface Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. Chip Select Low: SEPS114A is selected and can be accessed. High: SEPS114A is not selected and cannot be accessed. Data/Command Control Low: Command	7	PSEL	I	I his pin is the regulator enable/disable input of V_{DDR} . If it is connected to V_{DD} , the internal regulator is used. Otherwise, an external voltage supplier should be
23 C80 I Low: 80XX-Series MCU High: 68XX-Series MCU. Select Parallel/Serial Interface Type Low: Serial Interface High: Parallel Interface Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. Chip Select Low: SEPS114A is selected and can be accessed. High: SEPS114A is not selected and cannot be accessed. Data/Command Control Low: Command				, , , , , , , , , , , , , , , , , , , ,
23 C80 I Low: 80XX-Series MCU High: 68XX-Series MCU. Select Parallel/Serial Interface Type 22 PS I Low: Serial Interface High: Parallel Interface High: Parallel Interface Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. Chip Select Low: SEPS114A is selected and can be accessed. High: SEPS114A is not selected and cannot be accessed. Data/Command Control Low: Command	Interface			
High: 68XX-Series MCU. Select Parallel/Serial Interface Type Low: Serial Interface High: Parallel Interface High: Parallel Interface Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. Chip Select Low: SEPS114A is selected and can be accessed. High: SEPS114A is not selected and cannot be accessed. Data/Command Control Low: Command	72	COO	т	
22 PS I Low: Serial Interface Type Low: Serial Interface High: Parallel Interface Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. Chip Select Low: SEPS114A is selected and can be accessed. High: SEPS114A is not selected and cannot be accessed. Data/Command Control Low: Command	23	CØU	I	
High: Parallel Interface Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. Chip Select Low: SEPS114A is selected and can be accessed. High: SEPS114A is not selected and cannot be accessed. Data/Command Control Low: Command	22	DC		Select Parallel/Serial Interface Type
Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. Chip Select Low: SEPS114A is selected and can be accessed. High: SEPS114A is not selected and cannot be accessed. Data/Command Control Low: Command	22	P5	l I	
executed. Chip Select 12 CSB I Low: SEPS114A is selected and can be accessed. High: SEPS114A is not selected and cannot be accessed. Data/Command Control Low: Command	^	DCTD		Power Reset for Controller and Driver
Chip Select I Low: SEPS114A is selected and can be accessed. High: SEPS114A is not selected and cannot be accessed. Data/Command Control Low: Command	9	K21R	L	
High: SEPS114A is not selected and cannot be accessed. Data/Command Control 13 A0 I Low: Command	4.0	665	_	Chip Select
Data/Command Control 13 A0 I Low: Command	12	CSB	1	
		4.0	_	Data/Command Control
HULL FORDUCICIA AND	13	A0	I	Low: Command High: Parameter/Data





1.5 Pin Definition (Continued)

Pin Number	Symbol	1/0	Function					
Interface (Co	Interface (Continued)							
11	RDB	I	ead or Read/Write Enable 68XX Parallel Interface: Bus Enabled Strobe (Active High) 60XX Parallel Interface: Read Strobe Signal (Active Low) While using SPI, it must be connected to V _{DD} or V _{SS} .					
10	WRB	I	Nrite or Read/Write Select 68XX Parallel Interface: Read (Low)/Write (High) Select 80XX Parallel Interface: Write Strobe Signal (Active Low) While using SPI, it must be connected to VDD or VSS.					
14~21	D0~D7	I/O	Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. PS Description D[0] SCL: Synchronous Clock Input D[1] SDI: Serial Data Input D[2] SDO: Serial Data Output D[3] R/W: Serial Read (High)/Write (Low) 1 8-bit Bus: D[7:0] While using SPI, the unused pins must be connected to V _{SS} .					
Reserve 1, 34	N.C. (GND)		Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground as the ESD protection circuit.					



1.6 Block Diagram





MCU Interface Selection: PS, C80

Pins connected to MCU interface: RSTB, WRB, RDB, CSB, A0, and D0~D7

C1, C3, C5: $0.1\mu F$ C2, C4, C8: $4.7\mu F$

C6, C9: 4.7μF / 25V Tantalum Capacitor

C7: 2.2μF R1: 39kΩ R2: 27kΩ

D1: 2.7V, 0.5W Zener Diode



2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Operation	V_{DD}	-0.3	4	V	1, 2
Supply Voltage for I/O Pins	$V_{ ext{DDIO}}$	-0.3	4	V	1, 2
Supply Voltage for Display	V _{CC_C}	-0.3	15	V	1, 2
Operating Temperature	T _{OP}	-40	70	°C	3
Storage Temperature	T_{STG}	-40	85	°C	3
Life Time (100 cd/m ²)		10,000	-	hour	4

- Note 1: All the above voltages are on the basis of " $V_{SS} = 0V$ ".
- Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.
- Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.
- Note 4: $V_{\text{CC_C}} = 12.0\text{V}$, $T_a = 25^{\circ}\text{C}$, 50% Checkerboard.

 Software configuration follows Section 4.4 Initialization.

 End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.



3. Optics & Electrical Characteristics

3.1 Optics Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness	L _{br}	Note 5	80	100	-	cd/m ²
C.I.E. (White)	(x) (y)	C.I.E. 1931	0.26 0.29	0.30 0.33	0.34 0.37	
C.I.E. (Red)	(x) (y)	C.I.E. 1931	0.60 0.30	0.64 0.34	0.68 0.38	
C.I.E. (Green)	(x) (y)	C.I.E. 1931	0.27 0.58	0.31 0.62	0.35 0.66	
C.I.E. (Blue)	(x) (y)	C.I.E. 1931	0.10 0.12	0.14 0.16	0.18 0.20	
Dark Room Contrast	CR		-	>10,000:1	_	
Viewing Angle			-	Free	-	degree

^{*} Optical measurement taken at $V_{DD} = 2.8V$, $V_{CC_C} = 12.0V$. Software configuration follows Section 4.4 Initialization.

DC Characteristics					A	
Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage for Operation	V_{DD}		2.4	2.8	3.3	V
Supply Voltage for I/O Pins	V_{DDIO}		1.65	2.8	V_{DD}	V
Supply Voltage for Display	V_{CC_C}	Note 5	11.5	12.0	12.5	V
High Level Input	V_{IH}		0.8×V _{DD}	-	V_{DD}	٧
Low Level Input	V_{IL}		0	-	0.4	٧
High Level Output	V_{OH}	$I_{OH} = -0.1 \text{mA}$	V _{DD} -0.4	-		٧
Low Level Output	V_{OL}	$I_{OL} = -0.1 \text{mA}$		-	0.4	٧
Operating Current for V _{DD}	I_{DD}		-	1.5	3.5	mA
		Note 6	-	6.4	8.0	mA
Operating Current for $V_{\text{CC_C}}$	I_{CC_C}	Note 7	-	9.5	12.0	mA
		Note 8	-	16.0	20.0	mA
Sleep Mode Current for V_{DD}	$I_{ extsf{DD}, extsf{SLEEP}}$		-	3	5	μΑ
Sleep Mode Current for V _{CC_C}	I _{CC_C} , SLEEP		-	1	5	μΑ

Note 5: Brightness (L_{br}) and Supply Voltage for Display (V_{CC_C}) are subject to the change of the panel characteristics and the customer's request.

Note 6: $V_{DD}=2.8V$, $V_{CC_C}=12.0V$, 30% Display Area Turn on. Note 7: $V_{DD}=2.8V$, $V_{CC_C}=12.0V$, 50% Display Area Turn on. Note 8: $V_{DD}=2.8V$, $V_{CC_C}=12.0V$, 100% Display Area Turn on.

^{*} Software configuration follows Section 4.4 Initialization.




3.3 AC Characteristics

3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:

				(V_{DD})	= 2.8V, T	a = 25°C
Symbol	Description	Min	Max	Unit	Port	
+	Address Setup Timing	(Read)	10	-	ns	
t _{AH6}	Address Setup Timing	(Write)	5	-	ns	CSB
_	Address Hold Timing	(Read)	10	-	ns	RS
t _{AS6}	Address Hold Timing	(Write)	5	-	ns	
t _{CYC6}	System Cycle Timing		200	-	ns	
t _{ELR6}	Read "L" Pulse Width		90	-	ns	
t _{EHR6}	Read "H" Pulse Width		90	-	ns	E
t _{CYC6}	System Cycle Timing		100	-	ns	E
t _{ELW6}	Write "L" Pulse Width		45	-	ns	
t _{EHW6}	Write "H" Pulse Width		45	-	ns	
t _{RDD6}	Read Data Output Delay Time	7 _ 1FpF	0	70	ns	
t _{RDH6}	Data Hold Timing	L = 15pF	0	70	n s	F-7.03
DS6	Data Setup Timing		40	-	ns	D [7:0]
t _{DH6}	Data Hold Timing		10	-	ns	and the second second

^{*} All the timing reference is 10% and 90% of V_{DDIO} .







3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:

$(V_{DD}$	_ つ	01/	т	_	250	\neg
(V DD	= 2	٠٥٧,	I۵	=	25-0	_

Symbol	Description	Min	Max	Unit	Port
t _{AS8}	Address Setup Timing	5	-	ns	CSB
t _{AH8}	Address Hold Timing	5	-	ns	A0
t _{CYC8}	System Cycle Timing	200	-	ns	
t _{RDLR8}	Read "L" Pulse Width	90	-	ns	RDB
t _{RDHR8}	Read "H" Pulse Width	90	-	ns	
t _{CYC8}	System Cycle Timing	100	-	ns	
t _{WRLW8}	Write "L" Pulse Width	45	-	ns	WRB
t _{wrhw8}	Write "H" Pulse Width	45	-	ns	
t_{RDD8}	Read Data Output Delay Time * CL = 15pF	-	60	ns	
t _{RDH8}	Data Hold Timing	0	60	ns	D[7:0]
t _{DS8}	Data Setup Timing	30	-	ns	[[[יינו
t _{DH8}	Data Hold Timing	10	-	ns	





(Write Timing)




3.3.3 Serial Interface Timing Characteristics:

(V _{PP}	=	2	٩W	Т	=	25°C)
(V I)I)	_			ıа	_	23 (1

Symbol	Description	Min	Max	Unit	Port	
t_{CYCS}	Serial Clock Cycle	200	-	ns		
t_{SLW}	SCL "L" Pulse Width	90	-	ns	SCL	
t _{SHW}	SCL "H" Pulse Width	90	-	ns		
t_{DSS}	Data Setup Timing	25	-	ns	CDI	
t _{DHS}	Data Hold Timing	25	_	ns	SDI	
t _{CSS}	CSB-SCL Timing	25	_	ns	CCB	
t _{CSH}	CSB-Hold Timing	25	_	ns	CSB	
t _{RSS}	RS-SCL Timing	25	-	ns	40	
t _{RSH}	RS-Hold Timing	25	-	ns	A0	

^{*} All the timing reference is 10% and 90% of V_{DDIO} .





4. Functional Specification

4.1 Commands


Refer to the Technical Manual for the SEPS114A

4.2 Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.

4.2.1 Power up Sequence:

- 1. Power up V_{DD} & V_{DDIO}
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up V_{CC C}
- 6. Delay 100ms (When V_{CC C} is stable)
- 7. Send Display on command






- 1. Send Display off command
- 2. Power down V_{CC_C}
- 3. Delay 100ms

(When V_{CC_C} is reach 0 and panel is completely discharges)

4. Power down V_{DD} & V_{DDIO}



Note 8:

- 1) Since an ESD protection circuit is connected between V_{DD} , V_{DDIO} and V_{CC_C} inside the driver IC, V_{CC_C} becomes lower than V_{DD} & V_{DDIO} whenever V_{DD} & V_{DDIO} is ON and V_{CC_C} is OFF.
- 2) V_{CC C} should be kept float (disable) when it is OFF.
- 3) Power Pins $(V_{DD}, V_{DDIO}, V_{CC_C})$ can never be pulled to ground under any circumstance.
- 4) V_{DD} & V_{DDIO} should not be power down before V_{CC} power down.

4.3 Reset Circuit

When RSTB input is low, the chip is initialized with the following status:

- 1. Standby Mode: On
- 2. Frame Frequency: 95Hz
- 3. Oscillation: Internal Oscillator Off
- 4. DDRAM Write Horizontal Address: XS = 0x00, XE = 0x5F
- 5. DDRAM Write Vertical Address: YS = 0x00, YE = 0x5F
- 6. Display Data RAM Write: MDIR1 = 0, MDIR0 = 0, VH = 0
- 7. Row Scan Shift Direction: R0, R1, ..., R94, R95
- 8. Column Data Shift Direction: C0, C1, ..., C286, C287
- 9. Display On/Off: Off
- 10. Panel Display Size: FX = 0x00, TX = 0x5F, FY = 0x00, TY = 0x5F
- 11. Display Data RAM Read Column/Row Address: DX = 0x00, DY = 0x00
- 12. Discharge Time: 8 Clock
- 13. Peak Pulse Delay: 5 Clock
- 14. Peak Pulse Width Time (R/G/B): 5 Clock
- 15. Precharge Current (R/G/B): 0µA




16. Driving Current (R/G/B): 0μA


4.4 Actual Application Example

Command usage and explanation of an actual example

<Power up Sequence>









If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.


<Power down Sequence>



<Entering Sleep Mode>



<Exiting Sleep Mode>





5. Reliability

5.1 Contents of Reliability Tests

Item	Conditions	Criteria
High Temperature Operation	70°C, 240 hrs	
Low Temperature Operation	-40°C, 240 hrs	
High Temperature Storage	85°C, 240 hrs	The operational
Low Temperature Storage	-40°C, 240 hrs	functions work.
High Temperature/Humidity Operation	60°C, 90% RH, 120 hrs	
Thermal Shock	-40°C ⇔ 85°C, 24 cycles 60 mins dwell	

^{*} The samples used for the above tests do not include polarizer.

5.2 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at $23\pm5^{\circ}$ C; $55\pm15\%$ RH.

14

^{*} No moisture condensation is observed during tests.



6. Outgoing Quality Control Specifications

6.1 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature: $23 \pm 5^{\circ}\text{C}$ Humidity: $55 \pm 15\%$ RH

Fluorescent Lamp: 30W
Distance between the Panel & Lamp: ≥ 50cm
Distance between the Panel & Eyes of the Inspector: ≥ 30cm
Finger glove (or finger cover) must be worn by the inspector.

Inspection table or jig must be anti-electrostatic.

6.2 Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E

6.3 Criteria & Acceptable Quality Level

	Partition	AQL	Definition		
	Major	0.65	Defects in Pattern Check (Display On)		
A	Minor	1.0	Defects in Cosmetic Check (Display Off)		

6.3.1 Cosmetic Check (Display Off) in Non-Active Area

Check Item	Classification	Criteria
Panel General Chipping	Minor	X > 6 mm (Along with Edge) Y > 1 mm (Perpendicular to edge)



6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)


Check Item	Classification	Criteria
Panel Crack	Minor	Any crack is not allowable.
Copper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage Terminal Lead Prober Mark	Minor	
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	
Ink Marking on Back Side of panel (Exclude on Film)	Acceptable	Ignore for Any




6.3.2 Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear room environment (class 10k) if actual in necessary.

Check Item	Classification	Criteria	
Any Dirt & Scratch on Polarizer's Protective Film	Acceptable	Ignore for not Affect the Polarizer	
Scratches, Fiber, Line-Shape Defect (On Polarizer)	Minor	$W \le 0.1$ Ignore $W > 0.1, L \le 2$ $n \le 1$ $L > 2$ $n = 0$	
Dirt, Black Spot, Foreign Material, (On Polarizer)	Minor	$\Phi \le 0.1$ Ignore $0.1 < \Phi \le 0.25$ $n \le 1$ $0.25 < \Phi$ $n = 0$	
Dent, Bubbles, White spot (Any Transparent Spot on Polarizer)	Minor	Φ ≤ 0.5 → Ignore if no Influence on Display $0.5 < Φ$ $n = 0$	
Fingerprint, Flow Mark (Oh Polarizer)	Minor	Not Allowable	
* Protective film should not be tear off when cosmetic check. ** Definition of W & L & Φ (Unit: mm): Φ = (a + b) / 2			








6.3.3 Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria	
Bright Line	Major		
Missed Line Pixel Short	Major		
Darker Pixel	Major	·	
Wrong Display	Major		
Un-Uniform (Luminance Variation within a Display)	Major		



7. Package Specifications



Item			Quantity
Module		675	per Primary Box
Holding Trays	(A)	15	per Primary Box
Total Trays	(B)	16	per Primary Box (Including 1 Empty Tray)
Primary Box	(C)	1~4	per Carton (4 as Major / Maximum)



8. Precautions When Using These OEL Display Modules


8.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer:

- * Water
- * Ketone
- * Aromatic Solvents
- 6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the driver IC and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

8.2 Storage Precautions

1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high



humidity environment or low temperature (less than 0° C) environments. (We recommend you to store these modules in the packaged state when they were shipped from WiseChip Semiconductor Inc.)

At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.

2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

8.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the V_{IL} and V_{IH} specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (V_{DD}). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should/be as follows: SEPS114A
 - * Connection (contact) to any other potential than the above may lead to rupture of the IC.

8.4 Precautions when disposing of the OEL display modules

1) Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

8.5 Other Precautions

- 1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.
 - Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the FPC
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.



5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

CONFIDENTIAL

Warranty:

The warranty period shall last twelve (12) months from the date of delivery. Buyer shall be completed to assemble all the processes within the effective twelve (12) months. shall be liable for replacing any products which contain defective material or process which do not conform to the product specification, applicable drawings and specifications during the warranty period. All products must be preserved, handled and appearance to permit efficient handling during warranty period. The warranty coverage would be exclusive while the returned goods are out of the terms above.