



DM-OLEDC15-622 1.5" 128x128 RGB Color OLED DISPLAY MODULE - SPI



Contents

- 1 Revision History
- 2 Main Features
- 3 Pin Description
 - 3.1 Panel Pin Description
 - 3.2 Module Pin Description
- 4 Mechanical Drawing
- 5 Electrical Characteristics
- 6 Optical Characteristics
- 7 Timing Characteristics
 - 7.1 Serial Interface Timing Characteristics: (4-wire SPI)
 - 7.2 Serial Interface Timing Characteristics: (3-wire SPI)
- 8 Functional Specification
 - 8.1 Power down and Power up Sequence
 - 8.1.1 Power up Sequence
 - 8.1.2 Power down Sequence
 - 8.2 Reset Circuit
- 9 Module Schematic
- 10 Reliability
- 11 Warranty and Conditions



1 Revision History

Date	Changes
2015-03-13	First release
2015-05-29	Module new version ,Interface change to SPI

2 Main Features

Item	Specification	Unit
Diagonal Size	1.5	inch
Display Mode	Passive Matrix OLED	-
Display Colors	262,144	Colors
Resolution	128(RGB) x 128	pixel
Controller IC	SSD1351	-
Duty	1/128	duty
Interface	SPI	-
Power Supply	2.8V	V
Active Area	26.855 x 25.864	mm
Module Dimension	33.8 x 40.0	mm
Weight	9.5	g



3 Pin Description

3.1 Panel Pin Description

Pin No.	Symbol	Function Description			
		Reserved Pin (Supporting Pin)			
1	NC(GND)	The supporting pins can reduce the influences from stresses on the			
		function pins. These pins must be connected to external ground.			
		Power Supply for OEL Panel			
2	VCC	This is the most positive voltage supply pin of the chip.			
		It must be connected to external source.			
		Voltage Output High Level for COM Signal			
3	VCOMH	This pin is the input pin for the voltage output high level for COM signals.			
		A tantalum capacitor should be connected between this pin and VSS.			
		Power Supply for I/O Pin			
		This pin is a power supply pin of I/O buffer. It should be connected to VCI			
4	VDDIO	or external source. All I/O signal should have VIH reference to VDDIO.			
	12210	When I/O signal pins (BS0~BS1, D0~D7, control signals…) pull high,			
		they should be connected to VDDIO.			
		Voltage Output Low Level for SEG Signal			
		This is segment voltage reference pin.			
5	VSL	When external VSL is not used, this pin should be left open.			
5	V SE	When external VSL is used, this pin should connect with resistor and			
		diode to ground.			
		Reserved Pin			
6	N.C.	The N.C. pins between function pins are reserved for compatible and			
Ũ	1	flexible design.			
		Host Data Input/Output Bus			
		These pins are 8-bit bi-directional data bus to be connected to the			
7~14	D7~D0	microprocessor's data bus. When serial mode is selected, D1 will be the			
, 11	D7 D0	serial data input SDIN and D0 will be the serial clock input SCLK.			
		Unused pins must be connected to VSS except for D2.			
		Read/Write Enable or Read			
		This pin is MCU interface input. When interfacing to a 68XX-series			
		microprocessor, this pin will be used as the Enable (E) signal. Read/write			
		operation is initiated when this pin is pulled high and the CS# is pulled			
15	E/RD#	low.			
		When connecting to an 80XX-microprocessor, this pin receives the Read			
		(RD#) signal. Data read operation is initiated when this pin is pulled low			
		and CS# is pulled low.			
		When serial mode is selected, this pin must be connected to VSS.			
		Read/Write Select or Write			
		This pin is MCU interface input. When interfacing to a 68XX-series			
		microprocessor, this pin will be used as Read/Write (R/W#) selection			
		input. Pull this pin to "High" for read mode and pull it to "Low" for write			
16	R/W#	mode.			
		When 80XX interface mode is selected, this pin will be the Write (WR#)			
		input. Data write operation is initiated when this pin is pulled low and the			
		CS# is pulled low.			
		When serial mode is selected, this pin must be connected to VSS.			
		Communicating Protocol Select			
1		These pins are MCU interface selection input. See the following table:			
17	BS0	These plus are MCO interface selection input. See the following table.			
17 18	BS0 BS1	BS0 BS1			

Copyright © 2018

www.displaymodule.com



		4-wire SPI	0	0			
		68XX-parallel (8-bit)	1	1			
		80XX-parallel (8-bit)	0	1			
10	GG #	Chip Select					
19	CS#	This pin is the chip select input. The chip is enabled for MCU					
		communication only when CS# is pulled low. Data/Command Control					
			control nin W	hen the pin is pulled high, the			
		input at D7~D0 is treated as		nen tile plit is punce nigh, tile			
20	D/C#			7~D0 will be transferred to the			
	_,			to MCU interface signals, please			
			refer to the Timing Characteristics Diagrams.				
				pin must be connected to VSS.			
		Power Reset for Controller					
21	RES#		t. When the pi	n is low, initialization of the chip			
		is executed.					
22	IDEE	Current Reference for Brigh					
22	IREF	This pin is segment current reference pin. A resistor should be connected between this pin and VSS. Set the current lower than 12.5uA.					
-		General Purpose Input/Outr		lower than 12.5uA.			
23	GPIO1	These pins could be left open individually or have signal					
23	GPIO0	inputted/outputted. They are able to use as the external DC/DC converter					
2.	01100	circuit enabled/disabled control or other applications.					
		Reserved Pin		**			
25	N.C.	The N.C. pins between function pins are reserved for compatible and					
		flexible design.					
		Power Supply for Core Log					
26	VDD			lated internally from VCI. A			
		capacitor should be connected between this pin & VSS under all					
		circumstances. Power Supply for Operation					
27	VCI			nnected to external source &			
27	VCI	always be equal to or higher					
		Ground of OEL System					
20	N/CC		acts as a refer	ence for the logic pins, the OEL			
28	VSS			It must be connected to external			
		ground.	-				
		Reserved Pin					
29	N.C.	The N.C. pins between func	tion pins are 1	eserved for compatible and			
		flexible design.					
		Reserved Pin (Supporting P	in)				
30	N.C.(GND)	The supporting pins can red	uce the influe				
		function pins. These pins m	ust be connect	ed to external ground.			




3.2 Module Pin Description

Pin No.	Symbol	Function Description
1	GND	Ground This is the ground pins for analog circuits. It must be connected to external ground
2	VCC	Power Supply for Operation This is a voltage supply pin. It must be connected to external source.
3	SCL	Clock
4	SDA	Data
5	RES	Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed.
6	DC	Data/Command Control This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. When 3-wire serial mode is selected, this pin must be connected to VSS.
7	CS	Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.



4 Mechanical Drawing



Copyright © 2018



5 Electrical Characteristics

Item	Symbol	Condition	Min	Тур.	Max	Unit
Supply Voltage for Logic	VCC		2.8	3.3	3.5	V
Digital Operation Current	Icc	-		160	330	mA
Low Level Input Voltage	V _{IL}		0	-	$0.2 \mathrm{x} \mathrm{V}_{\mathrm{DDIO}}$	V
High Level Input Voltage	V _{IH}		$0.8 \mathrm{x} \mathrm{V}_\mathrm{DD}$	-	V _{DDIO}	V
Low Level Output Voltage	V _{OL}		0		$0.1 \mathrm{xV}_{\mathrm{DDIO}}$	V
High Level Output Voltage	V _{OH}		$0.9 \mathrm{xV}_{\mathrm{DDIO}}$		V _{DDIO}	V
Operating Temperature	TOP	Absolute Max	-30		70	°C
Storage Temperature	TST	Absolute Max	-40		80	°C

6 Optical Characteristics

Item	Symbol	Min	Тур	Max	Unit
View Angles Top	AV		80		0
View Angles Bottom	AV		80		0
View Angles Left	AH		80		0
View Angles Right	AH		80		0
Response Time (25 °C)	Tr + Tf		20		us
Brightness		80	100		cd/m ²
Contrast Ratio	CR		2,000:1		
Lifetime		10,000			Hrs




7 Timing Characteristics

7.1 Serial Interface Timing Characteristics: (4-wire SPI)

Symbol	Item	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	50	-	-	ns
t _{AS}	Address Setup Time	15			ns
t _{AH}	Address Hold Time	15	-	-	ns
t _{CSS}	Chip Select Setup Time	20	-	-	ns
t _{CSH}	Chip Select Hold Time	10	-	-	ns
t _{DSW}	Write Data Setup Time	15	-	-	ns
t _{DHW}	Write Data Hold Time	15	-		ns
t _{CLKL}	Clock Low Time	20	-		ns
t _{CLKH}	Clock High Time	20			ns
t _R	Rise Time	-		15	ns
t _F	Fall Time	-		15	ns

 $V_{DD}-V_{SS} = 2.4V$ to 2.6V, $V_{DDIO} = 1.65V$, $V_{CI} = 2.8V$, Ta=25 °C








7.2 Serial Interface Timing Characteristics: (3-wire SPI)

Symbol	Item	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	50	-	-	ns
t _{CSS}	Chip Select Setup Time	20	-	-	ns
t _{CSH}	Chip Select Hold Time	10	-	-	ns
t _{DSW}	Write Data Setup Time	15	-	-	ns
t _{DHW}	Write Data Hold Time	15	-		ns
t _{CLKL}	Clock Low Time	20	-		ns
t _{CLKH}	Clock High Time	20			ns
t _R	Rise Time	-		15	ns
t _F	Fall Time	-		15	ns

 V_{DD} - V_{SS} =2.4V to 2.6V, V_{DDIO} =1.65V, V_{CI} =2.8V, Ta=25 °C





8 Functional Specification

8.1 Power down and Power up Sequence


To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.

8.1.1 Power up Sequence

- 1. Power up $V_{DD} \& V_{DDIO}$
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up V_{CC}
- 6. Delay 100ms (When V_{CC} is stable)
- 7. Send Display on command

8.1.2 Power down Sequence

- 1. Send Display off command
- 2. Power down V_{CC}
- 3. Delay 100ms (When V_{CC} is reach 0 and panel is completely discharges)
- 4. Power down V_{DD} & V_{DDIO}




8.2 Reset Circuit

When RES# input is low, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128(RGB) x 128 Display Mode
- 3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
- 4. Display start line is set at display RAM address 0
- 5. Column address counter is set at 0
- 6. Normal scan direction of the COM outputs
- 7. Command A2h, B1h, B3h, BBh, BEh are locked by command FDh



9 Module Schematic





10 Reliability

Test Item	Content of Test	Test Condition	Note
High Temperature Storage	Endurance test applying the high storage	80°C	2
	temperature for a long time.	200hrs	Z
Low Temperature Storage	Endurance test applying the high storage	-30°C	1,2
	temperature for a long time.	200hrs	1,2
High Temperature	Endurance test applying the electric stress	70℃	
Operation	(Voltage & Current) and the thermal stress	200hrs	-
	to the element for a long time.		
Low Temperature	Endurance test applying the electric stress	-20 °C	1
Operation	under low temperature for a long time.	200hrs	1
High Temperature/	The module should be allowed to stand at	60℃,90%RH	
Humidity Operation	60°C,90%RH max, for 96hrs under no-load	96hrs	
	condition excluding the polarizer. Then		1,2
	taking it out and drying it at normal		
	temperature.		
Thermal Shock Resistance	The sample should be allowed stand the	-30°C/70°C	
	following 10 cycles of operation	10 cycles	
	-30°C 25°C 70°C₊		
			-
	30min 5min 30min		
	1 cycle		
Vibration Test	Endurance test applying the vibration during	Total fixed	
violation rest	transportation and using	amplitude:	
	transportation and using	15mm; Vibration:	
		10~55Hz;	
		One cycle 60	3
		seconds to 3	5
		directions of X,	
		Y, Z, for each 16	
		minutes.	
Static Electricity Test	Endurance test apply the electric stress to	VS=800V,	
State Electrolly 168	the terminal.	VS=800V, RS=1.5k Ω ,	
		CS=100pF,	-
		1 time.	
		i time.	1

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal. Temperature and humidity after remove from the rest chamber.

Note3: The packing have to including into the vibration testing.

11 Warranty and Conditions

http://www.displaymodule.com/pages/faq HYPERLINK "http://www.displaymodule.com/pages/faq"