



DM-OLEDC13-621
1.27" 128x96 RGB Color OLED DISPLAY
MODULE - SPI



Contents

- 1 Revision History
- 2 Main Features
- 3 Pin Description
 - 3.1 Panel Pin Description
 - 3.2 Module Pin Description
- 4 Mechanical Drawing
- 5 Electrical Characteristics
- 6 Optical Characteristics
- 7 Timing Characteristics
 - 7.1 Serial Interface Timing Characteristics: (4-wire SPI)
 - 7.2 Serial Interface Timing Characteristics: (3-wire SPI)
- 8 Functional Specification
 - 8.1 Power down and Power up Sequence
 - 8.1.1 Power up Sequence
 - 8.1.2 Power down Sequence
 - 8.2 Reset Circuit
- 9 Module Schematic
- 10 Reliability
- Warranty and Conditions



1 Revision History

| Date | Changes |
|------------|--|
| 2015-03-13 | First release |
| 2018-05-29 | Mainboard update to new version ,Interface change to SPI |

2 Main Features

| Item | Specification | Unit |
|------------------|---------------------|--------|
| Diagonal Size | 1.27 | inch |
| Display Mode | Passive Matrix OLED | - |
| Display Colors | 262,144 | Colors |
| Resolution | 128(RGB) x 96 | pixel |
| Controller IC | SSD1351 | - |
| Duty | 1/96 | duty |
| Interface | SPI | - |
| Power Supply | 2.8V | V |
| Active Area | 25.708 x 19.28 | mm |
| Module Dimension | 33.8 x 40.0 | mm |
| Weight | 8.7 | g |



3 Pin Description

3.1 Panel Pin Description

| Pin No. | Symbol | Function Description | | | | |
|---------|-----------|--|--|--|--|--|
| | • | Reserved Pin (Supporting Pin) | | | | |
| 1 | NC(GND) | The supporting pins can reduce the influences from stresses on the | | | | |
| | | function pins. These pins must be connected to external ground. | | | | |
| | | Power Supply for OEL Panel | | | | |
| 2 | VCC | This is the most positive voltage supply pin of the chip. | | | | |
| | | It must be connected to external source. | | | | |
| | | Voltage Output High Level for COM Signal | | | | |
| 3 | VCOMH | This pin is the input pin for the voltage output high level for COM signals. | | | | |
| Ü | , 001/111 | A tantalum capacitor should be connected between this pin and VSS. | | | | |
| | | Power Supply for I/O Pin | | | | |
| | | This pin is a power supply pin of I/O buffer. It should be connected to VCI | | | | |
| 4 | VDDIO | or external source. All I/O signal should have VIH reference to VDDIO. | | | | |
| 4 | VDDIO | When I/O signal pins (BS0~BS1, D0~D7, control signals…) pull high, | | | | |
| | | | | | | |
| | | they should be connected to VDDIO. | | | | |
| | | Voltage Output Low Level for SEG Signal | | | | |
| _ | 7/07 | This is segment voltage reference pin. | | | | |
| 5 | VSL | When external VSL is not used, this pin should be left open. | | | | |
| | | When external VSL is used, this pin should connect with resistor and | | | | |
| | | diode to ground. | | | | |
| _ | N. C | Reserved Pin | | | | |
| 6 | N.C. | The N.C. pins between function pins are reserved for compatible and | | | | |
| | | flexible design. | | | | |
| | | Host Data Input/Output Bus | | | | |
| | | These pins are 8-bit bi-directional data bus to be connected to the | | | | |
| 7~14 | D7~D0 | microprocessor's data bus. When serial mode is selected, D1 will be the | | | | |
| | | serial data input SDIN and D0 will be the serial clock input SCLK. | | | | |
| | | Unused pins must be connected to VSS except for D2. | | | | |
| | | Read/Write Enable or Read | | | | |
| | | This pin is MCU interface input. When interfacing to a 68XX-series | | | | |
| | | microprocessor, this pin will be used as the Enable (E) signal. Read/write | | | | |
| | | operation is initiated when this pin is pulled high and the CS# is pulled | | | | |
| 15 | E/RD# | low. | | | | |
| | | When connecting to an 80XX-microprocessor, this pin receives the Read | | | | |
| | | (RD#) signal. Data read operation is initiated when this pin is pulled low | | | | |
| | | and CS# is pulled low. | | | | |
| | | When serial mode is selected, this pin must be connected to VSS. | | | | |
| | | Read/Write Select or Write | | | | |
| | | This pin is MCU interface input. When interfacing to a 68XX-series | | | | |
| | | microprocessor, this pin will be used as Read/Write (R/W#) selection | | | | |
| | | input. Pull this pin to "High" for read mode and pull it to "Low" for write | | | | |
| 16 | R/W# | mode. | | | | |
| | | When 80XX interface mode is selected, this pin will be the Write (WR#) | | | | |
| | | input. Data write operation is initiated when this pin is pulled low and the | | | | |
| | | CS# is pulled low. | | | | |
| | | When serial mode is selected, this pin must be connected to VSS. | | | | |
| | | Communicating Protocol Select | | | | |
| | _ | These pins are MCU interface selection input. See the following table: | | | | |
| 17 | BS1 | BS0 BS1 | | | | |
| 18 | BS0 | 3-wire SPI 1 0 | | | | |
| | | 4-wire SPI 0 0 | | | | |
| | | T-WICSII | | | | |



| | | | | DIMI-OFFDG 19-C | | |
|----|-----------|---|------------------------|-------------------------------|--|--|
| | | 68XX-parallel (8-bit) | 1 | 1 | | |
| | | 80XX-parallel (8-bit) | 0 | 1 | | |
| | | | - | | | |
| | | Chip Select | | | | |
| 19 | CS# | This pin is the chip select input. The chip is enabled for MCU | | | | |
| | | communication only when C | CS# is pulled low. | | | |
| | | Data/Command Control | | | | |
| | | This pin is Data/Command | control pin. When the | e pin is pulled high, the | | |
| | | input at D7~D0 is treated as | display data. | | | |
| 20 | D/C# | When the pin is pulled low, | | | | |
| | | command register. For detail | | U interface signals, please | | |
| | | refer to the Timing Characte | | | | |
| | | When 3-wire serial mode is | | st be connected to VSS. | | |
| | | Power Reset for Controller a | | | | |
| 21 | RES# | This pin is reset signal input | . When the pin is lov | w, initialization of the chip | | |
| | | is executed. | | | | |
| | | Current Reference for Brigh | | | | |
| 22 | IREF | This pin is segment current | | | | |
| | | between this pin and VSS. S | | than 12.5uA. | | |
| | G7700 | General Purpose Input/Outp | | | | |
| 23 | GPIO0 | These pins could be left ope | | | | |
| 24 | GPIO1 | inputted/outputted. They are | | | | |
| | | circuit enabled/disabled con | trol or other applicat | ions. | | |
| 25 | N. C | Reserved Pin | .• | 1.6 | | |
| 25 | N.C. | The N.C. pins between function pins are reserved for compatible and | | | | |
| | | flexible design. Power Supply for Core Logi | in Cinneit | | | |
| | | This is a voltage supply pin | | otamally from VCI A | | |
| 26 | VDD | capacitor should be connected | | | | |
| | | circumstances. | ed between tins pin a | x vss under an | | |
| | | Power Supply for Operation | | | | |
| 27 | VCI | This is a voltage supply pin. | | d to external source & | | |
| 21 | , С1 | always be equal to or higher | | | | |
| | | Ground of OEL System | , DD & , DDI | · · | | |
| | | This is a ground pin. It also | acts as a reference fo | or the logic pins, the OEL | | |
| 28 | VSS | driving voltages, and the ana | | | | |
| | | ground. | and on cano. It must | or connected to external | | |
| | | Reserved Pin | | | | |
| 29 | N.C. | The N.C. pins between func | tion pins are reserve | d for compatible and | | |
| 23 | IV.C. | flexible design. | r | | | |
| | | | : _n) | | | |
| 20 | N.C.(CMD) | Reserved Pin (Supporting P | | om strassas on the | | |
| 30 | N.C.(GND) | The supporting pins can red | | | | |
| | <u> </u> | function pins. These pins mu | ust be connected to e | xternai ground. | | |




3.2 Module Pin Description

| Pin No. | Symbol | Function Description |
|---------|--------|--|
| 1 | GND | Ground This is the ground pins for analog circuits. It must be connected to external ground |
| 2 | VCC | Power Supply for Operation This is a voltage supply pin. It must be connected to external source. |
| 3 | SCL | Clock |
| 4 | SDA | Data |
| 5 | RES | Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. |
| 6 | DC | Data/Command Control This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. When 3-wire serial mode is selected, this pin must be connected to VSS. |
| 7 | CS | Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low. |



4 Mechanical Drawing





5 Electrical Characteristics

| Item | Symbol | Condition | Min | Тур. | Max | Unit |
|------------------------------|--------------|--------------|-------------------------------|------|-------------------------------|----------------------|
| Supply Voltage for Operation | VCC | | 2.8 | 3.3 | 3.5 | V |
| Operation Current | ICC | = | | 140 | 310 | mA |
| Low Level Input Voltage | $V_{\rm IL}$ | | 0 | - | $0.2xV_{DDIO}$ | V |
| High Level Input Voltage | V_{IH} | | $0.8 \mathrm{xV}_\mathrm{DD}$ | - | $V_{ m DDIO}$ | V |
| Low Level Output Voltage | V_{OL} | | 0 | | $0.1 \text{xV}_{\text{DDIO}}$ | V |
| High Level Output Voltage | V_{OH} | | $0.9 \text{xV}_{\text{DDIO}}$ | | $V_{ m DDIO}$ | V |
| Operating Temperature | TOP | Absolute Max | -30 | | 70 | $^{\circ}$ C |
| Storage Temperature | TST | Absolute Max | -40 | | 80 | $^{\circ}\mathbb{C}$ |

6 Optical Characteristics

| Item | Symbol | Min | Тур | Max | Unit |
|----------------------|---------|--------|---------|-----|-------------------|
| View Angles Top | AV | | 80 | | 0 |
| View Angles Bottom | AV | | 80 | | 0 |
| View Angles Left | AH | | 80 | | 0 |
| View Angles Right | AH | | 80 | | 0 |
| Response Time (25 ℃) | Tr + Tf | | 20 | | us |
| Brightness | | 80 | 100 | | cd/m ² |
| Contrast Ratio | CR | | 2,000:1 | | |
| Lifetime | | 10,000 | | | Hrs |





7 Timing Characteristics

7.1 Serial Interface Timing Characteristics: (4-wire SPI)

| Symbol | Item | Min | Тур | Max | Unit |
|--------------------|------------------------|-----|-----|-----|------|
| t _{cycle} | Clock Cycle Time | 50 | - | - | ns |
| t_{AS} | Address Setup Time | 15 | | | ns |
| t_{AH} | Address Hold Time | 15 | - | - | ns |
| t_{CSS} | Chip Select Setup Time | 20 | - | - | ns |
| t_{CSH} | Chip Select Hold Time | 10 | - | - | ns |
| $t_{ m DSW}$ | Write Data Setup Time | 15 | - | - | ns |
| $t_{ m DHW}$ | Write Data Hold Time | 15 | - | | ns |
| t_{CLKL} | Clock Low Time | 20 | - | | ns |
| t_{CLKH} | Clock High Time | 20 | | | ns |
| t_R | Rise Time | = | | 15 | ns |
| t_{F} | Fall Time | - | | 15 | ns |

 V_{DD} - V_{SS} =2.4V to 2.6V, V_{DDIO} =1.65V, V_{CI} =2.8V, Ta=25 °C








7.2 Serial Interface Timing Characteristics: (3-wire SPI)

| Symbol | Item | Min | Тур | Max | Unit |
|--------------------|------------------------|-----|-----|-----|------|
| t _{cycle} | Clock Cycle Time | 50 | - | - | ns |
| t_{CSS} | Chip Select Setup Time | 20 | - | - | ns |
| t_{CSH} | Chip Select Hold Time | 10 | - | - | ns |
| $t_{ m DSW}$ | Write Data Setup Time | 15 | - | - | ns |
| $t_{ m DHW}$ | Write Data Hold Time | 15 | - | | ns |
| t_{CLKL} | Clock Low Time | 20 | - | | ns |
| t_{CLKH} | Clock High Time | 20 | | | ns |
| t_{R} | Rise Time | - | | 15 | ns |
| t_{F} | Fall Time | - | | 15 | ns |

 V_{DD} - V_{SS} =2.4V to 2.6V, V_{DDIO} =1.65V, V_{CI} =2.8V, Ta=25 °C





8 Functional Specification

8.1 Power down and Power up Sequence


To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.


8.1.1 Power up Sequence

- 1. Power up V_{DD}&V_{DDIO}
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up V_{CC}
- 6. Delay 100ms(When V_{CC} is stable)
- 7. Send Display on command



- 1. Send Display off command
- 2. Power down V_{CC}
- 3. Delay 100ms (When V_{CC} is reach 0 and panel is completely discharges)
- 4. Power down V_{DD} &V_{DDIO}






8.2 Reset Circuit


When RES# input is low, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128(RGB) x 128 Display Mode
- 3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
- 4. Display start line is set at display RAM address 0
- 5. Column address counter is set at 0
- 6. Normal scan direction of the COM outputs
- 7. Command A2h, B1h, B3h, BBh, BEh are locked by command FDh



9 Module Schematic







10 Reliability

| Test Item | Content of Test | Test Condition | Note |
|--------------------------|---|----------------------------|------|
| High Temperature Storage | Endurance test applying the high storage | 80°C | 2 |
| | temperature for a long time. | 200hrs | |
| Low Temperature Storage | Endurance test applying the high storage | -40°C | 1,2 |
| | temperature for a long time. | 200hrs | 1,2 |
| High Temperature | Endurance test applying the electric stress | 70℃ | |
| Operation | (Voltage & Current) and the thermal stress | 200hrs | - |
| | to the element for a long time. | | |
| Low Temperature | Endurance test applying the electric stress | -30 ℃ | 1 |
| Operation | under low temperature for a long time. | 200hrs | 1 |
| High Temperature/ | The module should be allowed to stand at | 60°C,90%RH | |
| Humidity Operation | 60°C,90%RH max, for 96hrs under no-load | 96hrs | |
| | condition excluding the polarizer. Then | | 1,2 |
| | taking it out and drying it at normal | | |
| | temperature. | | |
| Thermal Shock Resistance | The sample should be allowed stand the | -30°C/70°C | |
| | following 10 cycles of operation | 10 cycles | |
| | -30°C 25°C 70°C√ | | |
| | | | - |
| | 30min 5min 30min√ | | |
| | 1 cycle | | |
| Vibration Test | Endurance test applying the vibration during | Total fixed | |
| Violation Test | transportation and using | amplitude: | |
| | transportation and using | 15mm; Vibration: | |
| | | 10~55Hz; | |
| | | One cycle 60 | 3 |
| | | seconds to 3 | 3 |
| | | | |
| | | directions of X, | |
| | | Y, Z, for each 16 minutes. | |
| Ctatia Elantsiaita Tant | Endower as test and both a least in attack to | | |
| Static Electricity Test | Endurance test apply the electric stress to | VS=800V, | |
| | the terminal. | RS=1.5k Ω , | - |
| | | CS=100pF, | |
| | | 1 time. | |

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal. Temperature and humidity after remove from the rest chamber.

Note3: Test performed on product itself, not inside a container.

11 Warranty and Conditions

http://www.displaymodule.com/pages/faq HYPERLINK

"http://www.displaymodule.com/pages/faq"