



# DM-OLED223-644

2.8" 128 × 32 MONOCHROME GRAPHIC OLED DISPLAY MOUDULE - SPI



### Contents

- 1 Revision History
- 2 Main Features
- 3 Pin Description
  - 3.1 Panel Pin Description
  - 3.2 Module Pin Description
- 4 Mechanical Drawing
  - 4.1 Panel Mechanical Drawing
  - 4.2 Module Mechanical Drawing
- 5 Optics & Electrical Characteristics
  - 5.1 Optical Characteristics
  - 5.2 Absolute Maximum Ratings
  - 5.3 DC Characteristics
  - 5.4 AC Characteristics
    - 5.4.1 68XX-Series MCU Parallel Interface Timing Characteristics:
    - 5.4.2 80XX-Series MCU Parallel Interface Timing Characteristics:
    - 5.4.3 4-wire Serial Interface Timing Characteristics:(default)
    - 5.4.4 I<sup>2</sup>C Interface Timing Characteristics:
- 6 Functional Specification
  - 6.1 Commands
  - 6.2 Power down and Power up Sequence
    - 6.2.1 Power up Sequence:
    - 6.2.2 Power down Sequence:
  - 6.3 Reset Circuit
  - 6.4 Application circuit reference
    - 6.4.1 68XX-Series MCU Parallel Interface
    - 6.4.2 80XX-Series MCU Parallel Interface
    - 6.4.3 4-wire Serial Interface(default)
    - 6.4.4 I<sub>2</sub>C Interface



- 7 Power ON/OFF Timing Sequence
- 8 Module Schematic
- 9 Reliability
- 10 Warranty and Conditions



# 1 Revision History

Date	Changes
2019-06-03	First release

## 2 Main Features

Item	Specification	Unit
Diagonal Size	2.23	inch
Display Mode	Passive Matrix OLED	-
Display Colors	Monochrome (Blue, Yellow, White)	Colors
Resolution	128 x 32	pixel
Controller IC	SSD1305	-
Interface	4-wire SPI	-
Active Area	55.02 x 13.1	mm
Module Dimension	62.0 x 24.0 x 2.00	mm
Pixel Pitch	0.43 x 0.41	mm
Weight	TBD	g



# 3 Pin Description

## 3.1 Panel Pin Description

Pin No.	Symbol	Function Description
1	N.C. (GND)	Reserved Pin (Sspporting Pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground as the ESD protection circuit.
2	VLSS	Positive Terminal of the Flying Inverting Capacitor Negative Terminal of the Flying Boost Capacitor The charge-pump capacitors are required between the terminals. They must be floated when the converter is not used.
3	VSS	Ground of Logic Circuit This is a ground pin. It acts as a reference for the logic pins. It must be connected to external ground.
4	N.C.	Reserved Pin The N.C. pin between function pins are reserved for compatible and flexible design.
5	VDD	Power Supply for Logic This is a voltage supply pin. It must be connected to external source.
6	BS1	Communicating Protocol Select These pins are MCU interface selection input. See the following table:
7	BS2	4-wire Serial   0   0
8	CS#	Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.
9	RES#	Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. Keep this pin pull high during normal operation.
10	D/C#	Data/Command Control This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. When the pin is pulled high and serial interface mode is selected, the data at SDIN will be interpreted as data. When it is pulled low, the data at SDIN will be transferred to the command register. In I2C mode, this pin acts as SA0 for slave address selection. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams.
11	R/W#	Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and



		the CS# is pulled low.
		When serial or I2C mode is selected, this pin must be connected to VSS.
		Read/Write Enable or Read
		This pin is MCU interface input. When interfacing to a 68XX-series
		microprocessor, this pin will be used as the Enable (E) signal. Read/write
		operation is initiated when this pin is pulled high and the CS# is pulled
12	E/RD#	low.
		When connecting to an 80XX-microprocessor, this pin receives the Read
		(RD#) signal. Data read operation is initiated when this pin is pulled low
		and CS# is pulled low.
		When serial or I2C mode is selected, this pin must be connected to VSS.
		Host Data Input/Output Bus
		These pins are 8-bit bi-directional data bus to be connected to the
12.20	D0~D7	microprocessor's data bus. When serial mode is selected, D1 will be the
13-20		serial data input SDIN and D0 will be the serial clock input SCLK. When
		I2C mode is selected, D2 & D1 should be tired together and serve as
		SDAout & SDAin in application and D0 is the serial clock input SCL.
		Unused pins must be connected to VSS except for D2 in serial mode.
21	IDEE	Current Reference for Brightness Adjustment  This min is government and appropriate the compact of the compact
21	IREF	This pin is segment current reference pin. A resistor should be connected
		between this pin and VSS. Set the current at 12.5 A maximum.
22	VCOMI	Voltage Output High Level for COM Signal
22	VCOMH	This pin is the input pin for the voltage output high level for COM signals.
		A capacitor should be connected between this pin and VSS.
		Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. A stabilization
23	VCC	capacitor should be connected between this pin and VSS when the
23	VCC	converter is used. It must be connected to external source when the
		converter is used. It must be connected to external source when the converter is not used.
		Reserved Pin (Sspporting Pin)
		The supporting pins can reduce the influences from stresses on the
24	N.C. (GND)	function pins. These pins must be connected to external ground as the ESD
		protection circuit.
	l	proceeding energy


## 3.2 Module Pin Description

Pin No.	Symbol	Function Description
1	GND	Ground
2	VCC_IN	Power Supply 3.3V
3	CLK	This pin is used serial interface in 4-wire 8-bit serial data interface.
4	DIN	Serial input signal. The data is applied on the rising edge of the SCL signal.
5	RES	OLED reset pin. Signal is active low.
6	D/C	Data/Command Control This pin is Data/Command control pin.
7	CS	Chip Select This pin is pulled low to active. Connect to ground if no used.




# 4 Mechanical Drawing

# 4.1 Panel Mechanical Drawing





### 4.2 Module Mechanical Drawing



# 5 Optics & Electrical Characteristics

## 5.1 Optical Characteristics

Item	Symbol	Min	Тур	Max	Unit	Notes
View Angles		-	Free	-	0	
C.I.E.	(x) (y)	0.12 0.22	0.16 0.26	0.20 0.30		C.I.E. 1931
Brightness	$L_{\mathrm{br}}$	100	120	-	cd/m²	5
Dark room Contrast Ratio	CR	-	2000:1	-		

<sup>\*</sup> Optical measurement taken at  $V_{DD} = 2.8V$ ,  $V_{CC} = 12.0V$ .



### 5.2 Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Logic Supply Voltage for panel	$V_{DD}$	-0.3	4	V	1, 2
Display Supply Voltage for panel	$V_{CC}$	0	15	V	1, 2
Operating Temperature	$T_{OP}$	-40	85	°C	
Storage Temperature	$T_{STG}$	-40	85	°C	3
Life Time (120 cd/m <sup>2</sup> )		10,000	-	hour	4
Life Time (80 cd/m <sup>2</sup> )		30,000	-	hour	4
Life Time (60 cd/m <sup>2</sup> )		50,000	-	hour	4

Note 1: All the above voltages are on the basis of " $V_{SS} = 0V$ ".

Note 2:When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.

Note 4:  $V_{CC} = 12.0V$ , Ta = 25°C, 50% Checkerboard.

End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

#### 5.3 DC Characteristics

Item	Symbol	Condition	Min	Тур.	Max	Unit
Logic Supply Voltage for panel	$V_{ m DD}$		1.65	2.8	3.3	V
Display Supply Voltage for panel	$V_{CC}$	Note5	-	12.0	-	V
Display Supply Voltage for module	V <sub>CC_IN</sub>		-	3.3	-	V
Operating Current V <sub>DD</sub>	$I_{DD}$		-	180	300	μA
Operating Current V <sub>CC</sub>	$I_{CC}$	Note6	-	18	25	mA
Sleep Mode Current V <sub>DD</sub>	I <sub>DD,SLEEP</sub>		-	1	5	μA
Sleep Mode Current V <sub>CC</sub>	I <sub>CC,SLEEP</sub>		-	2	10	μA
Low Level Input Voltage	V <sub>IL</sub>	I <sub>out</sub> =100μA, 3.3MHz	0	-	$0.2 \text{ x V}_{DD}$	V
High Level Input Voltage	$ m V_{IH}$	I <sub>out</sub> =100μA, 3.3MHz	$0.8 \times V_{DD}$	-	$V_{ m DD}$	V
Low Level Output Voltage	Vol	I <sub>out</sub> =100μA, 3.3MHz	0	-	0.1 x V <sub>DD</sub>	V
High Level Output Voltage	V <sub>OH</sub>	I <sub>out</sub> =100μA, 3.3MHz	0.9 x V <sub>DD</sub>	-	$V_{ m DD}$	V

Note 5: Brightness (L<sub>br</sub>) and Supply Voltage for Display (V<sub>CC</sub>) are subject to the change of the panel characteristics and the customer's request.

Note 6:  $V_{DD} = 2.8V$ ,  $V_{CC} = 12.0V$ , 100% Display Area Turn on.




### 5.4 AC Characteristics

### 5.4.1 68XX-Series MCU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	300	=	ns
t <sub>AS</sub>	Address Setup Time	10	=	ns
$t_{AH}$	Address Hold Time	0	=	ns
$t_{ m DSW}$	Write Data Setup Time	40	-	ns
$t_{ m DHW}$	Write Data Hold Time	7	-	ns
toH	Output Disable Time	-	70	ns
t <sub>ACC</sub>	Access Time	-	140	ns
PW <sub>CSL</sub>	Chip Select Low Pulse Width (Read)	120		<b>12</b> G
r w csl	Chip Select Low Pulse Width (Write)	60	-	ns
$PW_{CSH}$	Chip Select High Pulse Width (Read)	60		<b>12</b> G
r w csh	Chip Select High Pulse Width (Write)	60	-	ns
$t_{R}$	Rise Time	-	40	ns
$t_{\mathrm{F}}$	Fall Time	=	40	ns

<sup>\*</sup>  $(V_{DD} - V_{SS} = 1.65 \text{V to } 3.3 \text{V}, \text{Ta} = 25 ^{\circ}\text{C})$ 






### 5.4.2 80XX-Series MCU Parallel Interface Timing Characteristics:


Symbol	Description	Min	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	300	=	ns
$t_{AS}$	Address Setup Time	10	=	ns
$t_{AH}$	Address Hold Time	0	-	ns
$t_{DSW}$	Write Data Setup Time	40	-	ns
$t_{ m DHW}$	Write Data Hold Time	7	-	ns
t <sub>OH</sub>	Output Disable Time	-	70	ns
t <sub>ACC</sub>	Access Time	-	140	ns
t <sub>PWLR</sub>	Read Low Time	120	-	ns
t <sub>PWLW</sub>	Write Low Time	60	-	ns
t <sub>PWHR</sub>	Read High Time	60	-	ns
t <sub>PWHW</sub>	Write High Time	60	-	ns
$t_R$	Rise Time	-	40	ns
$t_{\mathrm{F}}$	Fall Time	-	40	ns

<sup>\*</sup>  $(V_{DD} - V_{SS} = 1.65 \text{ to } 3.3\text{V}, \text{ Ta} = 25^{\circ}\text{C})$ 

### ( Read Timing )



#### (Write Timing)







#### 5.4.3 4-wire Serial Interface Timing Characteristics:(default)

Symbol	Description	Min	Max	Unit
$t_{ m cycle}$	Clock Cycle Time	250	-	ns
$t_{AS}$	Address Setup Time	150	-	ns
$t_{AH}$	Address Hold Time	150	-	ns
$t_{CSS}$	Chip Select Setup Time	120	-	ns
$t_{CSH}$	Chip Select Hold Time	60	-	ns
$t_{DSW}$	Write Data Setup Time	50	-	ns
$t_{ m DHW}$	Write Data Hold Time	15	-	ns
$t_{CLKL}$	Clock Low Time	100	-	ns
$t_{CLKH}$	Clock High Time	100	-	ns
$t_{R}$	Rise Time	-	40	ns
$t_{\rm F}$	Fall Time	-	40	ns

<sup>\*</sup>  $(V_{DD} - V_{SS} = 1.65 \text{V to } 3.3 \text{V}, \text{Ta} = 25 ^{\circ}\text{C})$ 








#### 5.4.4 I<sup>2</sup>C Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	300	-	ns
$t_{CSS}$	Chip Select Setup Time	20	-	ns
$t_{CSH}$	Chip Select Hold Time	35	-	ns
$t_{ m DSW}$	Write Data Setup Time	15	-	ns
$t_{ m DHW}$	Write Data Hold Time	20	-	ns
$t_{CLKL}$	Clock Low Time	40	-	ns
$t_{\rm CLKH}$	Clock High Time	25	-	ns
$t_R$	Rise Time	-	15	ns
$t_{\rm F}$	Fall Time	-	15	ns

<sup>\* (</sup>VDD -VSS = 1.65V to 3.3V,  $Ta = 25^{\circ}C$ )





## 6 Functional Specification

#### 6.1 Commands

Refer to the Technical Manual for the SSD1305

### 6.2 Power down and Power up Sequence

To protect OEL paneland extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after theoperation.

#### 6.2.1 Power up Sequence:

- 1. Power up  $V_{DD}$
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up  $V_{CC}$
- 6. Delay 100ms (When V<sub>CC</sub> is stable)
- 7. Send Display on command

#### 6.2.2 Power down Sequence:

- 1. Send Display off command
- 2. Power down V<sub>CC</sub>
- 3. Delay 100ms
- 4. (When  $V_{CC}$  is reach 0 and panel is completely discharges)
- 5. Power down V<sub>DD</sub>


#### Note 9:


- 1) Since an ESD protection circuit is connected between  $V_{DD}$  and  $V_{CC}$  inside the driver IC,  $V_{CC}$  becomes lower than  $V_{DD}$  whenever  $V_{DD}$  is ON and  $V_{CC}$  is OFF.
- 2) V<sub>CC</sub> should be kept float (disable) when it is OFF.
- 3) Power Pins (V<sub>DD</sub>, V<sub>CC</sub>) can never be pulled to ground under any circumstance.
- 4)  $V_{DD}$  should not be power down before  $V_{CC}$  power down.

#### 6.3 Reset Circuit

When RES# input is low, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128 x 32 Display Mode
- 3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 7Fh
- 9. Normal display mode (Equivalent to A4h command)








### 6.4 Application circuit reference

#### 6.4.1 68XX-Series MCU Parallel Interface



#### **Recommended Components:**

C1:  $0.1 \mu F / 6.3V$ , X5R

C2:  $4.7 \mu F / 6.3V, X5R$ 

C3:  $2.2 \mu F / 25V$ 

C4:  $4.7 \mu F / 25V, X7R$ 

C5:  $0.1 \mu F / 25V, X7R$ 

R3:  $910k\Omega$ , R3 = (Voltage at IREF - VSS) / IREF

 $R1, R2: 47k\Omega$ 

Q1: FDN338P

Q2: FDN335N


**Notes:** 

VDD: 1.65~3.3V, it should be equal to MCU I/O voltage.

 $V_{CC\_IN}$ : 7~15V



#### 6.4.2 80XX-Series MCU Parallel Interface



#### **Recommended Components:**

C1:  $0.1 \mu F / 6.3V$ , X5R

C2:  $4.7 \mu F / 6.3V$ , X5R

C3: 2.2 µ F /25V

C4:  $4.7 \mu F / 25V, X7R$ 

C5:  $0.1 \mu F / 25V, X7R$ 

R3:  $910k\Omega$ , R3 = (Voltage at IREF - VSS) / IREF

R1, R2:  $47k\Omega$ 

Q1: FDN338P

Q2: FDN335N


**Notes:** 

VDD: 1.65~3.3V, it should be equal to MCU I/O voltage.

 $V_{CC\_IN}\!\!:~7{\sim}15V$ 



#### 6.4.3 4-wire Serial Interface(default)



#### **Recommended Components:**

C1:  $0.1 \mu F / 6.3V$ , X5R

C2:  $4.7 \mu F / 6.3V, X5R$ 

C3:  $2.2 \mu F / 25V$ 

C4:  $4.7 \mu F / 25V, X7R$ 

C5:  $0.1 \mu F / 25V$ , X7R

R3:  $910k\Omega$ , R3 = (Voltage at IREF - VSS) / IREF

R1, R2:  $47k\Omega$ 

Q1: FDN338P


Q2: FDN335N

#### **Notes:**

VDD: 1.65~3.3V, it should be equal to MCU I/O voltage.

 $V_{CC\_IN}\!\!:7\!\!\sim\!\!15V$ 





#### **Recommended Components:**

C1:  $0.1 \mu F / 6.3V$ , X5R

C2:  $4.7 \mu F / 6.3V, X5R$ 

C3:  $2.2 \mu F / 25V$ 

C4:  $4.7 \mu F / 25V, X7R$ 

C5:  $0.1 \mu F / 25V$ , X7R

R3:  $910k\Omega$ , R3 = (Voltage at IREF - VSS) / IREF

R1, R2:  $47k\Omega$ 

R4, R5:  $4.7k\Omega$ 

Q1: FDN338P

Q2: FDN335N

#### **Notes:**

VDD: 1.65~3.3V, it should be equal to MCU I/O voltage.

 $V_{CC\_IN}$ : 7~15V



## 7 Power ON/OFF Timing Sequence

The following figures illustrate the recommended power ON and power OFF sequence of SSD1305 (assume  $V_{DD}$  and  $V_{DDIO}$  are at the same voltage level).

#### Power ON sequence:

- 1. Power ON V<sub>DD</sub>,V<sub>DDIO</sub>.
- 2. After  $V_{DD}$ ,  $V_{DDIO}$  become stable, set RES# pin LOW (logic low) for at least 3us (t<sub>1</sub>) and then HIGH (logic high).
  - 3. After set RES# pin LOW (logic low), wait for at least 3us (t2). Then Power ON V<sub>CC</sub>. (1)
- 4. After  $V_{CC}$  become stable, send command AFh for display ON. SEG/COM will be ON after  $100 ms(t_{AF})$ .





Figure 7-1: The Power ON sequence

#### Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Power OFF V<sub>CC</sub>. (1), (2)
- 3. Wait for t<sub>OFF</sub>. Power OFF V<sub>DD</sub>, V<sub>DDIO</sub>. (where Minimum t<sub>OFF</sub>=0ms<sup>(3)</sup>, Typical t<sub>OFF</sub>=100ms)



Figure 7-2 : The Power OFF sequence



#### Note:


 $<sup>^{(1)}</sup>$  Since an ESD protection circuit is connected between  $V_{DD}$ ,  $V_{DDIO}$  and  $V_{CC}$ ,  $V_{CC}$  becomes lower than  $V_{DD}$  whenever  $V_{DD}$ ,  $V_{DDIO}$  is ON and  $V_{CC}$  is OFF as shown in the dotted line of  $V_{CC}$  in Figure 7-1 and Figure 7-2.


 $<sup>^{(2)}</sup>V_{CC}$  should be kept float (disable) when it is OFF.




# 8 Module Schematic

#### 2.23'' 128\*32 homochromy OLED









# 9 Reliability

Test Item	Content of Test	Test Condition	Note
High Temperature Storage	Endurance test applying the high storage	85°C	2
	temperature for a long time.	240hrs	
Low Temperature Storage	Endurance test applying the high storage	-40°C	1,2
	temperature for a long time.	240hrs	
High Temperature Operation	Endurance test applying the electric stress	70°C 240hrs	
	(Voltage & Current) and the thermal stress to		-
	the element for a long time.		
Low Temperature Operation	Endurance test applying the electric stress	-40 °C	1
	under low temperature for a long time.	240hrs	
High Temperature/ Humidity Operation	The module should be allowed to stand at		
	60°C,90%RH max, for 96hrs under no-load	60°C,90%RH	1,2
	condition excluding the polarizer. Then taking	120hrs	
	it out and drying it at normal temperature.		
Thermal Shock Resistance	The sample should be allowed stand the		
	following 10 cycles of operation	-40°C/85°C	
	-40°C 25°C 85°C√		
		24 cycles	-
	30min 5min 30min	210,0103	
	1 cycle₽		

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal. Temperature and humidity after remove from the rest chamber.

# 10 Warranty and Conditions

http://www.displaymodule.com/pages/faq HYPERLINK

<sup>&</sup>quot;http://www.displaymodule.com/pages/faq"