

**DM-OLED2002-608**  
**2002 GREEN CHARACTER OLED**  
**DISPLAY WITH PARALLEL OR SERIAL**  
**MPU INTERFACE**

# Contents

[Revision History](#)

[Main Features](#)

[Pin Description](#)

[Parallel interface\(Default\):](#)

[Serial Interface:](#)

[Jumper Selections](#)

[Mechanical Drawing](#)

[Electrical Characteristics](#)

[Optical Characteristics](#)

[MPU Interface](#)

[68 series Interface](#)

[80-Series Interface](#)

[Serial Interface](#)

[Table of Commands](#)

[Instruction Description](#)

[Initialization by Instruction](#)

[Character Generator ROM \(CGROM\)](#)

[Driver/Controller Information](#)

[Reliability](#)

[Warranty and Conditions](#)

## 1 Revision History

Date	Changes
2015-03-13	First release
2015-12-24	Pin Description Update

## 2 Main Features

Item	Specification	Unit
Number of Characters	20 characters x 2 lines	
Display Mode	Passive Matrix	-
Emitting Colors	Green	
Interface	Parallel or serial MPU interface(default 6800 MPU parallel)	-
Controller IC	WS0010	-
Power Supply	3.0 or 5.0	V
Module Dimension	116.0 x 37.0 x 9.8	mm
Duty	1/16 duty	-
Weight	30.7	g

## 3 Pin Description

### 3.1 Parallel interface(Default):

Pin No.	Symbol	Function Description
1	VSS	Ground
2	VDD	Supply Voltage for OLED and logic
3	NC	No Connect
4	RS	H: DATA, L:Instruction code
5	R/W	H: Read(MPU←Module) L:Write(MPU→Module)
6	E	Chip enable signal
7-10	DB0-DB3	Four low order bi-directional three-state data bus lines. These four are not used during 4-bit operation.
11-14	DB4-DB7	Four high order bi-directional three-state data bus lines.
15	NC	No Connect
16	NC	No Connect

### 3.2 Serial Interface:

Pin No.	Symbol	Function Description
1	VSS	Ground
2	VDD	Supply Voltage for OLED and logic
3-11	NC	No Connect
12	SCL	Serial Clock signal
13	SDO	Serial Data output signal
14	SDI	Serial Data input signal
15	NC	No Connect
16	/CS	Active LOW Chip Select signal


### 3.3 Jumper Selections

Pin No.	L_SHL_H	J68_J80	L_PS_H	L_CS_H	JCS
6800 Parallel(default)	H	J68	H	L	X
8080 Parallel	H	J80	H	L	X
Serial	H	X	L	Open	Short

X= Don't Care







Address Format	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
CA (Character Address)	1	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0

1.	2.	3.	4.	.....	.....	17.	18.	19.	20.
CA=10000000b	CA=10000001b	CA=10000010b	CA=10000011b	.....	.....	CA=10010000b	CA=10010001b	CA=10010010b	CA=10010011b
CA=11000000b	CA=11000001b	CA=11000010b	CA=11000011b	.....	.....	CA=11010000b	CA=11010001b	CA=11010010b	CA=11010011b

## 5 Electrical Characteristics

Item	Symbol	Condition	Min	Typ	Max	Unit
Supply Voltage For Logic	VDD		3.0	5.0	5.3	V
50% Operation Current	IDD	-	30	33	40	mA
Low Level Input Voltage	V <sub>IL</sub>		GND	-	0.2VDD	V
High Level Input Voltage	V <sub>IH</sub>		0.8VDD	-	VDD	V
Low Level Output Voltage	V <sub>OL</sub>		GND		0.2VDD	V
High Level Output Voltage	V <sub>OH</sub>		0.8VDD		VDD	V
Operating Temperature	TOP	Absolute Max	-40		80	°C
Storage Temperature	TST	Absolute Max	-40		80	°C

## 6 Optical Characteristics

Item	Symbol	Min	Typ	Max	Unit
View Angles - Horizontal	AH	160			°
View Angles - Vertical	AV	160			°
Response Time (25°C)	Tr + Tf		20		us
Contrast Ratio	CR	2000:1			
50% check Board Brightness	L <sub>v</sub>	70	80		cd/m <sup>2</sup>
Operation Life Time		80000	100000		Hrs

Notes:


1. Lifetime is defined the amount of time when the luminance has decayed to <50% of the initial value.
2. This analysis method uses life data obtained under accelerated conditions to extrapolate an estimated probability density function (*pdf*) for the product under normal use conditions.
3. Screen saving mode will extend OLED lifetime.

## 7 MPU Interface

### 7.1 68 series Interface

#### 8-BIT mode(Not available for serial mode)


When WS0010 interfaces with an 8-bit MPU, DB0 to DB7 are used. The 8-bit data transfer starts from the four high order bits --DB4 to DB7 followed by the four low order bits -- DB0 to DB3. An example of a Busy Flag Check Timing in an 8-Bit MPU Interface is given in the diagram below.



#### 4-BIT mode (Not available for serial mode)

WS0010 can be configured to interface with a 4-bit MPU and is selected via a program. If the I/O port of the 4-Bit MPU from which WS0010 is connected to, is capable of transferring 8 bits, then an 8-bit data transfer operation is executed. Otherwise, two 4-bit data transfer operations are needed to satisfy one complete data transfer.

Under the 4-bit data transfer, DB4 to DB7 are used as bus lines. DB0 to DB3 are disabled. The data transfer between WS0010 and MPU is completed after two 4-bit data have been transferred. The Busy Flag must be checked (one instruction) after completion of the data transfer (that is, 4-bit data has been transferred twice.). The Busy Flag must be checked after two 4-bits data transfer has been completed. Please refer to the diagram below for a 4-bit data transfer timing sequence.




where:

1. IR7=Instruction Bit 7
2. IR3=Instruction Bit 3
3. AC3=Address Counter 3




From the above timing diagram, it is important to note that the Busy Flag Check and the data transfer are both executed twice.

## 7.2 80-Series Interface



## 7.3 Serial Interface

3-Line series Write/Read Document



## 8 Table of Commands

Instruction	Code										Description	Max. Execution Time when fsp or fosc = 250KHz	
	RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
Clear Display	0	0	0	0	0	0	0	0	0	1	Clears entire display. Sets DDRAM Address 0 into the Address Counter	6.2ms	
Return Home	0	0	0	0	0	0	0	0	1	0	Sets DDRAM Address 0 into the Address Counter. Returns shifted display to original position. DDRAM contents remain unchanged. (DB0 is test pin. User should set DB0=0 all the time)	0	
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies display shift. (These operations are performed during data write and read.)	0	
Display ON/OFF Control	0	0	0	0	0	0	1	D	C	B	Sets entire Display (D) ON/OFF. Sets Cursor (C) ON/OFF. Sets Blinking (B) of Cursor Position Character.	0	
Cursor/ Display Shift/ Mode/ Pwr	0	0	0	0	0	1	S/C	R/L	0	0	Moves cursor & shifts display without changing DDRAM contents.	0	
							G/C	PWR	1	1	Sets Graphic/Character Mode Sets internal power on/off		
Function Set	0	0	0	0	1	DL	N	F	FT1	FT0	Sets interface data length (DL). Sets number of display lines (N). Sets Character Font (F). Sets Font Table (FT)	0	
Set CGRAM Address	0	0	0	1	ACG	ACG	ACG	ACG	ACG	ACG	Sets CGRAM Address. CGRAM data is sent and received after this setting.	0	
Set DDRAM Address	0	0	1	ADD	ADD	ADD	ADD	ADD	ADD	ADD	Sets DDRAM Address. The DDRAM data is sent and received after this setting.	0	
Read Busy Flag & Address	0	1	BF	AC	AC	AC	AC	AC	AC	AC	Reads Busy Flag (BF) indicating that internal operation is being performed. Reads Address Counter contents.	0	
Write data into the CGRAM or DDRAM	1	0	Write Data									Writes data into the CGRAM or DDRAM	0
Read Data from the CGRAM or DDRAM	1	1	Read Data									Read data from the CGRAM or DDRAM	0

Notes:

1. After the After the CGRAM/DDRAM Read or Write Instruction has been executed, the RAM Address Counter is incremented or decremented by 1. After the Busy Flag is turned OFF, the RAM Address is updated.
2. I/D=Increment/Decrement Bit; - I/D="1": Increment; - I/D="0": Decrement
3. S=Shift Entire Display Control Bit. When S="0", shift function disable.
4. 4. BF=Busy Flag
  - BF="1": Internal Operating in Progress
  - BF="0": No Internal Operation is being executed, next instruction can be accepted.
5. R/L=Shift Right/Left; - R/L="1": Shift to the Right; - R/L="0": Shift to the Left
6. S/C=Display Shift/Cursor Move; - S/C="1": Display Shift; - S/C="0": Cursor Move
7. G/C=Graphic/Character mode selection. G/C="0", Character mode is selected. G/C="1", Graphic mode is selected.
8. PWR=Internal DCDC on/of control. PWR="1", DCDC on. PWR="0", DCDC off.
9. DDRAM=Display Data RAM
10. CGRAM=Character Generator RAM
11. ACG=CGRAM Address
12. ADD=Address Counter Address (corresponds to cursor address)
13. AC=Address Counter (used for DDRAM and CGRAM Addresses)
14. F=Character Pattern Mode; - F="1": 5 x 10 dots; - F="0": 5 x 8 dots
15. N=Number of Lines Displayed; - N="1": 2-Line Display; - N="0": 1-Line Display

## 9 Instruction Description

### Clear Display Instruction

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

This instruction is used to clear the Display Write Space 20H in all DDRAM Addresses. That is, the character pattern for the Character Code 20H must be a BLANK pattern. It then sets the DDRAM Address 0 into the Address Counter and reverts the display to its original state (if the display has been shifted). The display will be cleared and the cursor or blinking will go to the left edge of the display. If there are 2 lines displayed, the cursor or blinking will go to the first line 's left edge of the display. Under the Entry Mode, this instruction also sets the I/D to 1 (Increment Mode). The S Bit of the Entry Mode does not change.

### Return Home Instruction

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	*

Note: \* = Not Relevant

This instruction is used to set the DDRAM Address 0 into the Address Counter and revert the display to its original status (if the display has been shifted). The DDRAM contents do not change.

The cursor or blinking will go to the left edge of the display. If there are 2 lines displayed, the cursor or blinking will go to the first line's left edge of the display.

### Entry Mode Set Instruction

The Entry Mode Set Instruction has two controlling bits: I/D and S. Please refer to the table below.

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	S

I/D is the Increment/Decrement bit

When I/D is set to "1", the DDRAM Address is incremented by "1" when a character code is written into or read from the DDRAM. An increment of 1 will move the cursor or blinking one step to the right.

When I/D is set to "0", the DDRAM is decremented by 1 when a character code is written into or read from the DDRAM. A decrement of 1 will move the cursor or blinking one step to the left.

S: Shift Entire Display Control bit

This bit is used to shift the entire display. When S is set to "1", the entire display is shifted to the right

(when I/D ="0") or left (when I/D ="1"). When S is set to "0", the display is not shifted.

Ex1 : I/D=1, S=1

		1	2	3	4	_		Initial display
	1	2	3	4	A	_		Input new character "A"
1	2	3	4	A	B	_		Input new character "B"
2	3	4	A	B	C	_		Input new character "C"
3	4	A	B	C	D	_		Input new character "D"

Ex2 : I/D=0, S=1

1	2	3	4	_				Initial display
	1	2	3	4	A			Input new character "A"
		1	2	3	B	A		Input new character "B"
			1	2	C	B		Input new character "C"
				1	D	C		Input new character "D"

### Display On/Off Control Instruction

The Display On / OFF Instruction is used to turn the display ON or OFF. The controlling bits are D, C and B.

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	C	B

#### D: DISPLAY ON/OFF BIT

When D is set to "1", the display is turned ON. When D is set to "0", the display is turned OFF and the display data is stored in the DDRAM. The display data can be instantly displayed by setting D to "1".


#### C: CURSOR DISPLAY CONTROL BIT

When C is set to "1", the cursor is displayed. In a 5 x 8 dot character font, the cursor is displayed via the

5 dots in the 8th line. In a 5 x 10 dot character font, it is displayed via 5 dots in the 11th line.


When C is set to "0", the cursor display is disabled.

During a Display Data Write, the function of the I/D and others will not be altered even if the cursor is not present. Please refer to the figure below.



#### B: BLINKING CONTROL BIT

When B is set to '1', the character specified by the cursor blinks. The blinking feature is displayed by switching between the blank dots and the displayed character at a speed of 409.6ms intervals when the fcp or fosc is 250kHz. Please refer to the figure below.



Note: Figures 1 and 2 are alternately displayed

The cursor and the blinking can be set to display at the same time. The blinking frequency depends on the fosc or the reciprocal of fcp.

To illustrate, when fosc=250K Hz, then, the blinking frequency=409.6 x 250/270=379.2ms

### Cursor/Display Shift Instruction

This instruction is used to shift the cursor or display position to the left or right without writing or reading the Display Data. This function is used to correct or search the display. Please refer to the table below.

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/G	R/L	0	0
0	0	0	0	0	1	G/C	PW	1	1

S/C	R/L	Shift Function
0	0	Shifts the cursor position to the left. (AC is decremented by 1).
0	1	Shifts cursor position to the right. (AC incremented by 1).
1	0	Shifts entire display to the left. The cursor follows the display shift.
1	1	Shifts the entire display to the right. The cursor follows the display shift.

In a 2-line Display, the cursor moves to the second line when it passes the 40th digit of the first line. The first and second line displays will shift at the same time.

When the displayed data is shifted repeatedly, each line moves only horizontally. The second line display does not shift into the first line position.

The Address Counter (AC) contents will not change if the only action performed is a Display Shift.

#### G/C: GRAPHIC MODE / CHARACTER MODE SELECTION

This bit is used to select the display mode for further process. When G/C = 1, the GRAPHIC MODE will be selected.

When G/C = 0, the CHARACTER MODE will be selected.

#### PWR: ENABLE/DISABLE INTERNAL POWER

This bit is used to turn ON or turn OFF the internal power.

When PWR = 1, the internal power is turned ON.

When PWR = 0, the internal power is turned OFF.

### Function Set Instruction

The Function Set Instruction has three controlling 3 bits, namely: DL, N and F. Please refer to the table below.

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	N	F	FT1	FT0

#### DL: INTERFACE DATA LENGTH CONTROL BIT

This is used to set the interface data length. When DL is set to "1", the data is sent or received in 8-bit length via the DB0 to DB7 (for an 8-Bit Data Transfer). When DL is set to "0", the data is sent or received in 4-bit length via DB4 to DB7 (for a 4-Bit Data Transfer). When the 4-bit data length is selected, the data must be sent or received twice.

**N: NUMBER OF DISPLAY LINE**

This is used to set the number of display lines. When N="1", the 2-line display is selected. When N is set to "0", the 1-line display is selected.

**F: CHARACTER FONT SET**

This is used to set the character font set. When F is set to "0", the 5 x 8 dot character font is selected. When F is set to "1", the 5 x 10 dot character font is selected.

It must be noted that the character font setting must be performed at the head of the program before executing any instructions other than the Busy Flag and Address Instruction. Otherwise, the Function Set Instruction cannot be executed unless the interface data length is changed.

**FT1, FT0: FONT TABLE SELECTION**

These two bits are used to select one font table out of the three for further process.

When (FT1, FT0) = (0, 0), the ENGLISH\_JAPANESE CHARACTER FONT TABLE will be selected.

(FT1, FT0) = (0, 1), the WESTERN EUROPEAN CHARACTER FONT TABLE-I will be selected.

(FT1, FT0) = (1, 0), the ENGLISH\_RUSSIAN CHARACTER FONT TABLE will be selected.

(FT1, FT0) = (1, 1), the WESTERN EUROPEAN CHARACTER FONT TABLE-II will be selected.

Note: The default setting for FT1 and FT0 is 0 and 0 respectively which means the default Font Table is *ENGLISH\_JAPANESE CHARACTER FONT TABLE*.

**Set CGRAM Address Instruction**

This instruction is used to set the CGRAM Address binary AAAAAA into the Address Counter. Data is then written to or read from the MPU for CGRAM.

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	ACG	ACG	ACG	ACG	ACG	ACG

Note: ACG is the CGRAM Address

**Set DDRAM Address Instruction**

This instruction is used to set the DDRAM Address binary AAAAAAA into the Address Counter. The data is written to or read from the MPU for the DDRAM. If 1-line display is selected (N="0"), then AAAAAAA can be 00H to 4FH. When the 2-line display is selected, then AAAAAAA can be 00H to 27H for the first line and 40H to 67H for the second line.

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	ADD	ADD	ADD	ADD	ADD	ADD	ADD

Note: ADD=DDRAM Address

**Read Busy Flag and Address Instruction**

This instruction is used to read the Busy Flag (BF) to indicate if WS0010 is internally operating on a previously received instruction. If BF is set to "1", then the internal operation is in progress and the next instruction will not be accepted. If the BF is set to "0", then the previously received instruction has been executed and the next instruction can be accepted and processed. It is important to check the BF status before proceeding to the next write operation. The value of the Address Counter in binary AAAAAAA is simultaneously read out. This Address Counter is used by both the CGRAM and the DDRAM and its value is determined by the previous instruction. The contents of the address are the same as for the instructions -- Set CGRAM Address and Set DDRAM Address.

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC	AC	AC	AC	AC	AC	AC

Notes: BF=Busy Flag      AC=Address Counter

**Write Data to CGRAM/DDRAM Instruction**

This instruction writes 8-bit binary data -- DDDDDDDD to the CGRAM or the DDRAM. The previous CGRAM or DDRAM Address setting determines whether a data is to be written into the CGRAM or the DDRAM. After the write process is completed, the address is automatically incremented or decremented by 1 in accordance with the Entry Mode instruction. It must be noted that the Entry Mode instruction also determines the Display Shift.

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D	D	D	D	D	D	D	D

### Read Data from the CGRAM or DDRAM Instruction

This instruction reads the 8-bit binary data -- DDDDDDDD from the CGRAM or the DDRAM. The Set CGRAM Address or Set DDRAM Address Set Instruction must be executed before this instruction can be performed, otherwise, the first Read Data will not be valid.

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D	D	D	D	D	D	D	D

When the Read Instruction is executed in series, the next address data is normally read from the Second Read. There is no need for the Address Set Instruction to be performed before this Read instruction when using the Cursor Shift Instruction to shift the cursor (Reading the DDRAM). The Cursor Shift Instruction has the same operation as that of the Set the DDRAM Address Instruction.


After a Read instruction has been executed, the Entry Mode is automatically incremented or decremented by 1. It must be noted that regardless of the Entry Mode, the Display Shift is not executed.

After the Write instruction to either the CGRAM or DDRAM has been performed, the Address Counter is automatically increased or decreased by 1. The RAM data selected by the Address Counter cannot be read out at this time even if the Read Instructions are executed. Therefore, in order to correctly read the data, the following procedure has suggested:

1. Execute the Address Set or Cursor Shift (only with DDRAM) Instruction
2. Just before reading the desired data, execute the Read Instruction from the second time the Read Instruction has been sent.


## 10 Initialization by Instruction

8-bit mode



4-bit mode





# 11 Character Generator ROM (CGROM)

English\_Japanese Character Font Table(default FT[1:0]=00)

Upper 4bit Lower 4bit	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	HHHH
LLLL	CG RAM (1)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
LLLL	CG RAM (2)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
LLHL	CG RAM (3)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
LLHH	CG RAM (4)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
LHLL	CG RAM (5)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
LHLH	CG RAM (6)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
LHHL	CG RAM (7)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
LHHH	CG RAM (8)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
HLLL	CG RAM (9)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
HLLH	CG RAM (10)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
HLHL	CG RAM (11)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
HLHH	CG RAM (12)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
HHLL	CG RAM (13)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
HHLH	CG RAM (14)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
HHHL	CG RAM (15)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
HHHH	CG RAM (16)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒

Western European Character Front Table 1(FT[1:0]=01)

Upper 4bit Lower 4bit	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	HHHH
LLLL	CG RAM (1)			0	1	2	3	4	5	6	7	8	9	A	B	C
LLLL	CG RAM (2)		!	1	2	3	4	5	6	7	8	9	A	B	C	D
LLHL	CG RAM (3)		"	2	B	R	b	r	0	E	1	U	0	1	2	3
LLHH	CG RAM (4)		#	3	C	S	c	s	0	E	1	T	B	1	2	3
LHLL	CG RAM (5)		\$	4	D	T	d	t	0	E	1	U	0	1	2	3
LHLH	CG RAM (6)		%	5	E	U	e	u	0	E	1	U	0	1	2	3
LHHL	CG RAM (7)		&	6	F	U	f	u	0	E	1	U	0	1	2	3
LHHH	CG RAM (8)		'	7	G	W	g	w	0	E	1	U	0	1	2	3
HLLL	CG RAM (9)		(	8	H	X	h	x	0	E	1	U	0	1	2	3
HLLH	CG RAM (10)		)	9	I	Y	i	y	0	E	1	U	0	1	2	3
HLHL	CG RAM (11)		*	0	J	Z	j	z	0	E	1	U	0	1	2	3
HLHH	CG RAM (12)		+	1	K	L	k	l	0	E	1	U	0	1	2	3
HHLL	CG RAM (13)		,	2	L	Y	l	y	0	E	1	U	0	1	2	3
HHLH	CG RAM (14)		-	3	M	J	m	j	0	E	1	U	0	1	2	3
HHHL	CG RAM (15)		.	4	N	^	n	^	0	E	1	U	0	1	2	3
HHHH	CG RAM (16)		/	5	0	_	o	_	0	E	1	U	0	1	2	3

English\_Russian Character Font Table (FT[1:0]=10)

Upper 4bit	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	HHHH
LLLL	CG RAM (1)															
LLLL	CG RAM (2)															
LLHL	CG RAM (3)															
LLHH	CG RAM (4)															
LHLL	CG RAM (5)															
LHLH	CG RAM (6)															
LHHL	CG RAM (7)															
LHHH	CG RAM (8)															
HLLL	CG RAM (9)															
HLLH	CG RAM (10)															
HLHL	CG RAM (11)															
HLHH	CG RAM (12)															
HHLL	CG RAM (13)															
HHLH	CG RAM (14)															
HHHL	CG RAM (15)															
HHHH	CG RAM (16)															

Western European Character Font Table II (FT[1:0]=11)

Upper 4bit Lower 4bit	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	HHHH
LLLL	CG RAM (1)	±	±	±	±	±	±	±	±	±	±	±	±	±	±	±
LLLL	CG RAM (2)	≡	!	1	A	Q	a	7	Q	æ	i	”	J	T	Y	U
LLHL	CG RAM (3)	7	”	2	B	R	b	r	e	e	s	°	∞	∑	∑	∑
LLHH	CG RAM (4)	±	#	3	C	S	c	s	∑	∑	∑	∑	∑	∑	∑	∑
LHLL	CG RAM (5)	±	±	4	D	T	d	t	∑	∑	∑	∑	∑	∑	∑	∑
LHLH	CG RAM (6)	±	±	5	E	U	e	u	∑	∑	∑	∑	∑	∑	∑	∑
LHHL	CG RAM (7)	±	±	6	F	U	f	u	∑	∑	∑	∑	∑	∑	∑	∑
LHHH	CG RAM (8)	±	±	7	G	W	g	w	∑	∑	∑	∑	∑	∑	∑	∑
HLLL	CG RAM (9)	±	±	8	H	X	h	x	∑	∑	∑	∑	∑	∑	∑	∑
HLLH	CG RAM (10)	±	±	9	I	Y	i	y	∑	∑	∑	∑	∑	∑	∑	∑
HLHL	CG RAM (11)	±	±	±	J	Z	j	z	∑	∑	∑	∑	∑	∑	∑	∑
HLHH	CG RAM (12)	±	±	±	K	C	k	c	∑	∑	∑	∑	∑	∑	∑	∑
HHLL	CG RAM (13)	±	±	±	L	X	l	x	∑	∑	∑	∑	∑	∑	∑	∑
HHLH	CG RAM (14)	±	±	±	M	I	m	y	∑	∑	∑	∑	∑	∑	∑	∑
HHHL	CG RAM (15)	±	±	±	N	^	n	~	∑	∑	∑	∑	∑	∑	∑	∑
HHHH	CG RAM (16)	±	±	±	O	_	o	∑	∑	∑	∑	∑	∑	∑	∑	∑

## Character Generator RAM (CGRAM)


Upper 4bit Lower 4bit	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	HHHH
LLLL	CG RAM (1)	士	田	日	日	日	日	日	日	日	日	日	日	日	日	日
LLLL	CG RAM (2)	≡	!	1	A	Q	a	7	0	2	3	4	J	T	y	U
LLHL	CG RAM (3)	7	"	2	B	R	b	r	e	E	S	*	o	S	S	λ
LLHH	CG RAM (4)	△	#	3	C	S	c	s	S	S	U	"	F	7	E	φ
LHLL	CG RAM (5)	1	*	4	D	T	d	t	S	S	C	"	e	Π	Σ	ω
LHLH	CG RAM (6)	1	%	5	E	U	e	u	S	S	E	2	↑	Δ	η	π
LHHL	CG RAM (7)	1	&	6	F	U	f	u	S	S	U	λ	↓	Θ	Θ	π
LHHH	CG RAM (8)	J	'	7	B	W	b	w	S	S	U	R	×	*	△	1
HLLL	CG RAM (9)	J	C	B	H	×	h	×	S	S	U	+	+	+	+	+
HLLH	CG RAM (10)	U	9	I	Y	i	y	B	B	i	Σ	Π	Π	+	+	+
HLHL	CG RAM (11)	×	*	J	Z	j	z	S	S	U	Σ	Π	Σ	Π	+	+
HLHH	CG RAM (12)	J	+	K	K	k	c	i	R	S	×	U	U	U	+	+
HHLL	CG RAM (13)	=	,	<	L	×	l	l	+	+	+	+	+	+	+	+
HHLH	CG RAM (14)	ω	-	=	M	J	m	J	i	Σ	S	+	+	+	+	+
HHHL	CG RAM (15)	R	.	>	N	^	n	~	S	S	U	U	U	U	U	U
HHHH	CG RAM (16)	3	/	?	0	_	o	Δ	S	S	U	U	U	U	U	U

## 12 Driver/Controller Information

Built-in WS0010 Controller:

<https://drive.google.com/a/displaymodule.com/file/d/0BxCL-uXywP6wbDdvaTNaWIBYRFE/view?usp=sharing>

## 13 Reliability

Test Item	Content of Test	Test Condition	Note
High Temperature Storage	Endurance test applying the high storage temperature for a long time.	80°C 240hrs	2
Low Temperature Storage	Endurance test applying the high storage temperature for a long time.	-40°C 240hrs	1,2
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	80°C 240hrs	2
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-40 °C 240hrs	1,2
High Temperature/ Humidity Operation	Endurance test applying the high temperature and high humidity storage for a long time.	60°C,90%RH 240hrs	1,2
Thermal Shock Resistance	Endurance test applying the low and high temperature cycle. 	-40°C/80°C 100 cycles	-
Vibration Test	Endurance test applying the vibration during transportation and using	10~22Hz→15mm p-p 22~500Hz→1.5G Total 0.5hr	3
Shock test	Constructional and mechanical endurance test applying the shock during transportation	50G Half sin wave 11 ms 3 times of each direction	-
Atmospheric Pressure test	Endurance test applying the atmospheric pressure during transportation by air	115mbar 40hrs	3
Static Electricity Test	Endurance test apply the electric stress to the terminal.	VS=800V, RS=1.5kΩ, CS=100pF, 1 time.	-

Note1: No condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal. Temperature and humidity after remove from the rest chamber.

Note3: Test performed on product itself, not inside a container

## 14 Warranty and Conditions

<http://www.displaymodule.com/pages/faq>