

DM-OLED096-624 0.96" 128 X 64 WHITE GRAPHIC OLED DISPLAY MODULE WITH SPI, I2C INTERFACE



Contents

Revision History

Main Features

Pin Description

Panel Pin Description

Module Pin Description

Mechanical Drawing

Panel Mechanical Drawing

Module Mechanical Drawing

Electrical Characteristics

Optical Characteristics

Timing Characteristics

Serial Interface Timing Characteristics (4-wire SPI)

Serial Interface Timing Characteristics (3-wire SPI)

I2C Interface Timing Characteristics

Functional Specification

Power down and Power up Sequence

Reset Circuit

Driver/Controller Information

Module Schematic

Example Application

Command Table

Reliability

Warranty and Conditions



1 Revision History

Date	Changes
2015-12-28	First release

2 Main Features

Item	Specification	Unit
Diagonal Size	0.96"	inch
Display Mode	Passive Matrix OLED	-
Display Colors	Monochrome (White)	Colors
Resolution	128 x 64	pixel
Controller IC	SSD1306	-
Duty	1/64	duty
Interface	SPI, I2C	-
Active Area	21.744 x 10.864	mm
Module Dimension	26.70 x 19.26 x 1.4	mm
Weight	1.54	g



3 Pin Description

3.1 Panel Pin Description

Pin No.	Symbol	Function Description							
TITINO.	Зуппоот		ng Pin)						
		Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the							
1	NC(GND)	The supporting pins can reduce the influences from stresses on the							
'	NC(GND)	function pins. These pins must be con	nacted to avt	ernal ground ac	tha ECD				
		protection circuit.	nected to exte	erriai grounu as	נוופ בטט				
		Negative Terminal of th	o Elving Boost	Canacitor					
2-3	C2P/C2N	Positive Terminal of the							
4-5	C1P/C1N	The charge-pump capac			o torminals				
4-3	CIP/CIN	They must be floated w							
		Power Supply for DC/D0			•				
		This is the power supply			the DC/DC				
6	VDDB	voltage converter.	piii ioi tiie ii	iterrial burier or	the DC/DC				
0	VDDB	It must be connected to	avternal com	ce when the co	nverter is used				
		It should be connected							
		Reserved Pin	to VDD WHCH	the converter is	not uscu.				
7	NC	The N.C. pin between fu	inction nins ai	re reserved for o	omnatible and				
,	IVC	flexible design.	inction pins a	c reserved for e	ompatible and				
		Ground of Logic Circuit							
8	VSS	This is a ground pin. It a	acts as a refer	ence for the logi	c pins. It must				
		be connected to externa			c p				
		Power Supply for Logic							
9	VDD	This is a voltage supply pin. It must be connected to external							
		source.							
		Communicating Protocol Select							
		These pins are MCU interface selection input. See the following							
		table:							
4.0	DC0		BS0	BS1	BS2				
10	BS0	I2C	0	1	0				
11 12	BS1 BS2	3-wire SPI	1	0	0				
12	D3Z	4-wire SPI	0	0	0				
		8-bit 68XX Parallel	0	0	1				
		8-bit 80XX Parallel	0	1	1				
		Chip Select							
13	CS#	This pin is the chip sele			or MCU				
		communication only when CS# is pulled low.							
		Power Reset for Contro							
14	RES#	This pin is reset signal in							
1-7	KLSII	the chip is executed. Ke	ep this pin pu	ll high during no	ormal				
		operation.							
		Data/Command Contro							
		This pin is Data/Comma	•	•					
		the input at D7~D0 is tr							
1 -	5.45"	low, the input at D7~D0	will be transf	erred to the con	nmand				
15	D/C#	register.	atala a di di	l taka afe ee	da aalooto I				
		When the pin is pulled I	_						
		the data at SDIN will be							
		the data at SDIN will be			•				
		mode, this pin acts as SA0 for slave address selection.							



		For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams.
16	R/W#	Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low. When serial or I2C mode is selected, this pin must be connected to VSS.
17	E/RD#	Read/Write Enable or Read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low. When serial or I2C mode is selected, this pin must be connected to VSS.
18-25	D0-D7	Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. When I2C mode is selected, D2 & D1 should be tired together and serve as SDAout & SDAin in application and D0 is the serial clock input SCL. Unused pins must be connected to VSS except for D2 in serial mode.
26	IREF	Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and VSS. Set the current at 12.5µA maximum.
27	VCOMH	Voltage Output High Level for COM Signal This pin is the input pin for the voltage output high level for COM signals. A capacitor should be connected between this pin and VSS.
28	VCC	Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. A stabilization capacitor should be connected between this pin and VSS when the converter is used. It must be connected to external source when the converter is not used.
29	VLSS	Ground of Analog Circuit This is an analog ground pin. It should be connected to VSS externally.
30	NC(GND)	Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground as the ESD protection circuit.




3.2 Module Pin Description

Pin No.	Symbol	Function Description
1	GND	Ground
2	VCC_IN	Power Supply (2.8~5.5V)
3-4	D0-D1	Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. When I2C mode is selected, D2 & D1 should be tired together and serve as SDAout & SDAin in application and D0 is the serial clock input SCL. Unused pins must be connected to VSS except for D2 in serial mode.
5	RES	Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. Keep this pin pull high during normal operation.
6	D/C	Data/Command Control This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. When the pin is pulled high and serial interface mode is selected, the data at SDIN will be interpreted as data. When it is pulled low, the data at SDIN will be transferred to the command register. In I2C mode, this pin acts as SA0 for slave address selection. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams.
7	CS	Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.




4 Mechanical Drawing

4.1 Panel Mechanical Drawing





4.2 Module Mechanical Drawing





5 Electrical Characteristics

Item	Symbol	Condition	Min	Тур.	Max	Unit
Supply Voltage for Logic	VDD		1.65	2.8	3.3	V
Operating Current	ICC	Note 1		12.3	15.4	mA
Low Level Input Voltage	V_{IL}		0	1	$0.2xV_{DD}$	V
High Level Input Voltage	V_{IH}		$0.8xV_{DD}$	-	V_{DD}	٧
Low Level Output Voltage	V _{OL}		0		0.1xV _{DD}	٧
High Level Output Voltage	V_{OH}		$0.9xV_{DD}$		V_{DD}	V
Operating Temperature	TOP	Absolute Max	-40		85	°C
Storage Temperature	TST	Absolute Max	-40		85	°C

Note 1: VDD = 2.8V, VCC = 12V, IREF=910K 100% Display Area Turn on.

6 Optical Characteristics

Item	Symbol	Min	Тур	Max	Unit
View Angles			Free		0
Response Time (25°C)	Tr + Tf				us
Brightness			100	120	cd/m²
Contrast Ratio	CR		2,000:1		
Lifetime		10,000			Hrs





7 Timing Characteristics

7.1 Serial Interface Timing Characteristics (4-wire SPI)

TA=25°C,VDD-VSS=1.65-3.5V

Symbol	Item	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	100	_	-	ns
t _{AS}	Address Setup Time	15	-	ı	ns
t _{AH}	Address Hold Time	15	_	-	ns
t _{css}	Chip Select Setup Time	20	_	-	ns
t _{CSH}	Chip Select Hold Time	10	-	-	ns
t _{DSW}	Write Data Setup Time	15	_	-	ns
t _{DHW}	Write Data Hold Time	15	-	-	ns
t _{CLKL}	Clock Low Time	20	-	-	ns
t _{CLKH}	Clock High Time	20	-	-	ns
t_{R}	Rise Time	-	-	40	ns
t _F	Fall Time	_	_	40	ns









7.2 Serial Interface Timing Characteristics (3-wire SPI)

TA=25°C,VDD-VSS=1.65-3.5V

Symbol	Item	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	-	ns
t _{AS}	Address Setup Time	15	-	-	ns
t _{AH}	Address Hold Time	15	-	-	ns
t _{CSS}	Chip Select Setup Time	20	-	-	ns
t _{CSH}	Chip Select Hold Time	10	-	-	ns
t _{DSW}	Write Data Setup Time	15	-	-	ns
t_{DHW}	Write Data Hold Time	15	-	-	ns
t _{CLKL}	Clock Low Time	20	-	-	ns
t _{CLKH}	Clock High Time	20	-	-	ns
t _R	Rise Time	-	-	40	ns
t _F	Fall Time	-	-	40	ns








7.3 I2C Interface Timing Characteristics

TA=25°C,VDD-VSS=1.65-3.5V

Symbol	Item	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	2.5	-	-	μS
t _{HSTART}	Start Condition Hold Time	0.6	-	-	μs
+	Data Hold Time (for "SDA _{OUT} " Pin)	0	-	=	ns
t _{HD}	Data Hold Time (for "SDA _{IN} " Pin)	300	-	-	ns
t _{SD}	Data Setup Time	100	-	-	ns
t _{SSTART}	Start Condition Setup Time	0.6	-	-	μs
	(Only relevant for a repeated Start Condition)				
t _{SSTOP}	Stop Condition Setup Time	0.6	-	=	μs
t _R	Rise Time for Data and Clock Pin	-	-	300	ns
t _F	Fall Time for Data and Clock Pin	-	-	300	ns
t _{IDLE}	Idle Time before a New Transmission can Start	1.3	-	-	μS





8 Functional Specification

8.1 Power down and Power up Sequence


To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.


Power up Sequence

- 1. Power up V_{DD}/V_{BAT}
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up V_{cc}
- 6. Delay 100ms(When V_{cc} is stable)
- 7. Send Display on command



- 1. Send Display off command
- 2. Power down V_{CC}/V_{BAT}
- 3. Delay 100ms (When V_{CC}/V_{BAT} is reach 0 and panel is completely discharges)
- 4. Power down V_{DD}





8.2 Reset Circuit

When RES# input is low, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128x64 Display Mode
- 3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 7Fh
- 9. Normal display mode (Equivalent to A4h command)




9 Driver/Controller Information

Built-in SSD1306 Controller:

https://drive.google.com/file/d/0B5lkVYnewKTGYzhyWWp0clBMR1E/view?usp=sharing


10 Module Schematic





11 Example Application


VCC Supplied Externally




If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.




<Power down Sequence>



<Entering Sleep Mode>



<Exiting Sleep Mode>



```
External setting
{

RES=1;

delay(1000);

RES=0;

delay(1000);

RES=1;
```

delay(1000);



```
write_i(0xAE);
                         /*display off*/
       write_i(0x00);
                         /*set lower column address*/
       write_i(0x10);
                         /*set higher column address*/
       write_i(0x40);
                         /*set display start line*/
                         /*set page address*/
       write_i(0xB0);
       write_i(0x81);
                         /*contract control*/
       write_i(0x66);
                         /*128*/
       write_i(0xA1);
                         /*set segment remap*/
                         /*normal / reverse*/
       write_i(0xA6);
       write i(0xA8);
                          /*multiplex ratio*/
                         /*duty = 1/64*/
       write_i(0x3F);
                         /*Com scan direction*/
       write_i(0xC8);
       write_i(0xD3);
                          /*set display offset*/
       write_i(0x00);
                          /*set osc division*/
       write_i(0xD5);
       write_i(0x80);
       write_i(0xD9);
                          /*set pre-charge period*/
       write_i(0x1f);
       write_i(0xDA);
                          /*set COM pins*/
       write_i(0x12);
       write_i(0xdb);
                          /*set vcomh*/
       write_i(0x30);
       write_i(0x8d);
                         /*set charge pump disable*/
       write_i(0x10);
                         /*display ON*/
       write_i(0xAF);
       }
void write_i(unsigned char ins)
       DC=0;
       CS=0;
       WR=1;
```

{



```
P1=ins; /*inst*/
WR=0;
WR=1;
CS=1;
}

void write_d(unsigned char dat)
{
DC=1;
```



12 Command Table

1. Fu	. Fundamental Command Table													
D /C#	Hex	D 7	D6	D5	D4	D3	D2	D1	$\mathbf{D}0$	Command	Description			
0	81	1	0	0	0	0	0	0	1	Set Contrast Control	Double byte command to select 1 out of 256			
0	A[7:0]	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0		contrast steps. Contrast increases as the value			
											increases.			
											(RESET = 7Fh)			
0	A4/A5	1	0	1	0	0	1	0	X ₀	Entire Display ON	A4h, X ₀ =0b: Resume to RAM content display (RESET)			
											Output follows RAM content			
											A5h, X ₀ =1b: Entire display ON			
											Output ignores RAM content			
0	A6/A7	1	0	1	0	0	1	1	X_0	Set Normal/Inverse	A6h, X[0]=0b: Normal display (RESET)			
										Display	0 in RAM: OFF in display panel			
										1000 100	1 in RAM: ON in display panel			
											A7h, X[0]=1b: Inverse display			
											0 in RAM: ON in display panel 1 in RAM: OFF in display panel			
0	AE	1	0	1	0	1	1	1	X_0	Set Display ON/OFF	AEh, X[0]=0b:Display OFF (sleep mode)			
U	AF			-	0	1		1	220	Set Display Olvori	(RESET)			
	711										AFh X[0]=1b:Display ON in normal mode			
3		20			10		1			X				

2. Sci	2. Scrolling Command Table												
D /C#	Hex	D 7	D 6	D5	D4	D3	D2	D1	D 0	Command	Description		
0	26/27	0	0	1	0	0	1	1	X_0	Continuous	26h, X[0]=0, Right Horizontal Scroll		
0	A[7:0]	0	0	0	0	0	0	0	0	Horizontal Scroll			
0	B[2:0]	*	*	*	*	*	B_2	B_1	B_0	Setup	(Horizontal scroll by 1 column)		
0	C[2:0]	*	*	*	*	*	C_2	C_1	C_0		A[7:0]: Dummy byte (Set as 00h)		
0	D[2:0]		*	*	*	*	D_2	D_1	D_0		B[2:0] : Define start page address		
	E[7:0]		0	0	0	0	0	0	0		000b - PAGE0 011b - PAGE3 110b - PAGE6		
	F[7:0]	177	1	1	1	1	1	1	1		001b - PAGE1 100b - PAGE4 111b - PAGE7		
		350	50000	1200	- 58	3000	200	100	8000		010b - PAGE2 101b - PAGE5		
											C[2:0]: Set time interval between each scroll step in		
											terms of frame frequency		
											000b – 5 frames 100b – 3 frames		
											001b – 64 frames 101b – 4 frames		
											010b – 128 frames 110b – 25 frame		
											011b – 256 frames 111b – 2 frame		
											D[2:0] : Define end page address		
											000b - PAGE0 011b - PAGE3 110b - PAGE6		
											001b - PAGE1 100b - PAGE4 111b - PAGE7		
											010b - PAGE2 101b - PAGE5		
											The value of D[2:0] must be larger or equal		
											to B[2:0]		
											E[7:0]: Dummy byte (Set as 00h)		
											F[7:0]: Dummy byte (Set as FFh)		
											an and a second		



	2. Scrolling Command Table											
D/C#			D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	29/2A	0	0	1	0	1	0	X_1	X_0	Continuous	29h, X ₁ X ₀ =01b : Vertical and Right Horizontal Scroll	
0	A[2:0]	0	0	0	0	0	0	0	0	Vertical and	2Ah, X ₁ X ₀ =10b : Vertical and Left Horizontal Scroll	
0	B[2:0]	*	*	*	*	*	B_2	B_1	\mathbf{B}_0	Horizontal Scroll		
0	C[2:0]	*	*	*	*	*	C_2	C_1	C_0	Setup	A[7:0]: Dummy byte	
0	D[2:0]	*	*	*	*	*	D_2	D_1	D_0			
0	E[5:0]	*	*	E_5	E_4	E_3	E_2	E_1	E_0	3	B[2:0] : Define start page address	
				5.55046	30.000	100100446	50.50	0.54040	-0.000		000b - PAGE0 011b - PAGE3 110b - PAGE6	
											001b – PAGE1 100b – PAGE4 111b – PAGE7	
											010b – PAGE2 101b – PAGE5	
											50	
											cross of the Hills	
											C[2:0]: Set time interval between each scroll step in	
											terms of frame frequency	
											000b – 5 frames 100b – 3 frames	
											001b – 64 frames 101b – 4 frames	
											010b – 128 frames 110b – 25 frame	
											011b – 256 frames 111b – 2 frame	
											1 2012 0 101 112 120 120 1	
											D[2:0] : Define end page address	
											000b – PAGE0 011b – PAGE3 110b – PAGE6	
											001b - PAGE1 100b - PAGE4 111b - PAGE7	
											010b – PAGE2 101b – PAGE5	
											The value of D[2:0] must be larger or equal	
											to B[2:0]	
											E[5:0]: Vertical scrolling offset	
											e.g. E[5:0]=01h refer to offset =1 row	
											E[5:0] = 3Fh refer to offset = 63 rows	
											Note	
											(1) No continuous vertical scrolling is available.	
0	OF.	0	0	1	0	1	-1	1	0	Danetinata assall	Stor coulling that is a sefermed by command	
0	2E	0	0	1	0	1	1	1	U	Deactivate scroll	Stop scrolling that is configured by command 26h/27h/29h/2Ah.	
											20n/2/n/29n/2An.	
											Note	
											(1) After sending 2Eh command to deactivate the scrolling	
											action, the ram data needs to be rewritten.	
											The same trees to be territoria	
0	2F	0	0	1	0	1	1	1	1	Activate scroll	Start scrolling that is configured by the scrolling setup	
200		350	22.60	•	3,500				8 920		commands :26h/27h/29h/2Ah with the following valid	
											sequences:	
											Valid command sequence 1: 26h;2Fh.	
											Valid command sequence 2: 27h;2Fh.	
											Valid command sequence 3: 29h;2Fh.	
											Valid command sequence 4: 2Ah;2Fh.	
											Salahana sequence 4 arm jarm	
											For example, if "26h; 2Ah; 2Fh." commands are	
											issued, the setting in the last scrolling setup command,	
											i.e. 2Ah in this case, will be executed. In other words,	
											setting in the last scrolling setup command overwrites	
											the setting in the previous scrolling setup commands.	
											are searing in the previous seroning setup confinantis.	
8 8			8	B == 5	1 -	1	t	1	18	1	81	



2. Sc	2. Scrolling Command Table												
D/C	# Hex	D 7	D 6	D5	D4	D3	D2	D1	D0	Command	Description		
0	A3	1	0	1	0	0	0	1	1	Set Vertical Scroll	A[5:0]: Set No. of rows in top fixed area. The No. of		
0	A[5:0]	*	*	A_5	A_4	A_3	A_2	A_1	A_0	Area	rows in top fixed area is referenced to the		
0	B[6:0]	*	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		top of the GDDRAM (i.e. row 0).[RESET = 0]		
											B[6:0]: Set No. of rows in scroll area. This is the		
											number of rows to be used for vertical		
											scrolling. The scroll area starts in the first		
											row below the top fixed area. [RESET = 64]		
										Note			
											$^{(1)}_{(2)}$ A[5:0]+B[6:0] <= MUX ratio		
											$^{(2)}_{(2)}$ B[6:0] <= MUX ratio		
											(5a) Vertical scrolling offset (E[5:0] in 29h/2Ah) < B[6:0]		
											(3b) Set Display Start Line (X ₅ X ₄ X ₃ X ₂ X ₁ X ₀ of		
											40h~7Fh) < B[6:0]		
											(4) The last row of the scroll area shifts to the first row		
											of the scroll area.		
											(5) For 64d MUX display		
											A[5:0] = 0, $B[6:0]=64$: whole area scrolls		
											A[5:0]=0, $B[6:0] < 64$: top area scrolls		
											A[5:0] + B[6:0] < 64: central area scrolls		
											A[5:0] + B[6:0] = 64: bottom area scrolls		

3. A	3. Addressing Setting Command Table										
D /C#	Hex	D 7	D6	D5	D4	D3	D2	D1	D 0	Command	Description
0	00~0F	0	0	0	0	X ₃	X ₂	X ₁	X ₀	Set Lower Column Start Address for Page Addressing Mode	Set the lower nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET. Note
0	10~1F	0	0	0	1	X ₃	X ₂	X ₁	X ₀	Set Higher Column Start Address for Page Addressing Mode	(1) This command is only for page addressing mode Set the higher nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET. Note (1) This command is only for page addressing mode
0	20 A[1:0]	0 *	0 *	1 *	0 *	0 *	0 *	0 A ₁	0 A ₀	Set Memory Addressing Mode	A[1:0] = 00b, Horizontal Addressing Mode A[1:0] = 01b, Vertical Addressing Mode A[1:0] = 10b, Page Addressing Mode (RESET) A[1:0] = 11b, Invalid
0 0 0	21 A[6:0] B[6:0]	0 * *	0 A ₆ B ₆	1 A ₅ B ₅	0 A ₄ B ₄	0 A ₃ B ₃	0 A ₂ B ₂	0 A ₁ B ₁	1 A ₀ B ₀	Set Column Address	Setup column start and end address A[6:0]: Column start address, range: 0-127d, (RESET=0d) B[6:0]: Column end address, range: 0-127d, (RESET =127d) Note (1) This command is only for horizontal or vertical addressing mode.



3. A	3. Addressing Setting Command Table										
D / C #	Hex	D 7	D 6	D5	D4	D3	D2	D1	D0	Command	Description
0	22	0	0	1	0	0	0	1	0	Set Page Address	Setup page start and end address
0	A[2:0]	*	*	*	*	*	A_2	A_1	A_0		A[2:0]: Page start Address, range: 0-7d,
0	B[2:0]	*	*	*	*	*	B_2	B_1	B_0		(RESET = 0d)
											B[2:0]: Page end Address, range: 0-7d, (RESET = 7d)
											Note
											(1) This command is only for horizontal or vertical
											addressing mode.
0	B0~B7	1	0	1	1	0	X_2	X_1	X_0	Set Page Start	Set GDDRAM Page Start Address
	2500.00						55845611			Address for Page	(PAGE0~PAGE7) for Page Addressing Mode
										Addressing Mode	using X[2:0].
											Note
											(1) This command is only for page addressing mode

4. H a	rdware	Conf	figura	tion (Panel	resol	ution	& lay	out re	lated) Command Tab	ıle
D /C#	Hex	D 7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	40~7F	0	1	X5	X ₄	X ₃	X ₂	X ₁	X ₀	Set Display Start Line	Set display RAM display start line register from 0-63 using $X_5X_3X_2X_1X_0$. Display start line register is reset to 000000b during RESET.
0	A0/A1	1	0	1	0	0	0	0	X ₀	Set Segment Re-map	A0h, X[0]=0b: column address 0 is mapped to SEG0 (RESET) A1h, X[0]=1b: column address 127 is mapped to SEG0
0	A8	1	0	1	0	1	0	0	0	Set Multiplex Ratio	Set MUX ratio to N+1 MUX
0	A[5:0]	*	*	A ₅	A ₄	A ₃	A ₂	A_1	A ₀	•	N=A[5:0]: from 16MUX to 64MUX, RESET= 1111111b (i.e. 63d, 64MUX) A[5:0] from 0 to 14 are invalid entry.
0	C0/C8	1	1	0	0	X ₃	0	0	0	Set COM Output Scan Direction	C0h, X[3]=0b: normal mode (RESET) Scan from COM0 to COM[N-1] C8h, X[3]=1b: remapped mode. Scan from COM[N-1] to COM0 Where N is the Multiplex ratio.
0	D3	1	1	0	1	0	0	1	1	Set Display Offset	Set vertical shift by COM from 0d~63d
0	A[5:0]	*	*	A_5	A ₄	A ₃	A_2	A_1	A_0		The value is reset to 00h after RESET.
0	DA	1	1	0	1	1	0	1	0	Set COM Pins	A[4]=0b, Sequential COM pin configuration
0	A[5:4]	0	0	A ₅	A ₄	0	0	1	0	Hardware Configuration	A[4]=1b(RESET), Alternative COM pin configuration A[5]=0b(RESET), Disable COM Left/Right remap A[5]=1b, Enable COM Left/Right remap



5. Ti	5. Timing & Driving Scheme Setting Command Table												
D/C	#Hex	D 7	D6	D5	D4	D3	D2	D1	D0	Command	Description		
0	D5 A[7:0]	1 A ₇	1 A ₆	0 A ₅	1 A ₄	0 A ₃	1 A ₂	0 A ₁	1 A ₀	Set Display Clock Divide Ratio/Oscillator Frequency	A[3:0]: Define the divide ratio (D) of the display clocks (DCLK): Divide ratio= A[3:0] + 1, RESET is 0000b (divide ratio = 1) A[7:4]: Set the Oscillator Frequency, Fosc.		
			,					20			Oscillator Frequency increases with the value of A[7:4] and vice versa. RESET is 1000b Range:0000b~1111b Frequency increases as setting value increases.		
0	D9 A[7:0]	1 A ₇	1 A ₆	0 A ₅	1 A ₄	1 A ₃	0 A ₂	0 A ₁	1 A ₀	Set Pre-charge Period	A[3:0]: Phase 1 period of up to 15 DCLK clocks 0 is invalid entry (RESET=2h) A[7:4]: Phase 2 period of up to 15 DCLK clocks 0 is invalid entry (RESET=2h)		
0	DB A[6:4]	1 0	1 A ₆	0 A ₅	1 A ₄	1 0	0	1 0	1 0	Set V _{COMH} Deselect Level	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
0	E3	1	1	1	0	0	0	1	1	NOP	Command for no operation		



13 Reliability

Test Item	Content of Test	Test Condition	Note
High Temperature Storage	Endurance test applying the high storage temperature for a long time.	85°C 200hrs	2
Low Temperature Storage	Endurance test applying the high storage temperature for a long time.	-40°C 200hrs	1,2
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	85°C 200hrs	1
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-40 °C 200hrs	1
High Temperature/ Humidity Operation	The module should be allowed to stand at 60°C,90%RH max, for 96hrs under no-load condition excluding the polarizer. Then taking it out and drying it at normal temperature.	60°C,90%RH 96hrs	1,2
Thermal Shock Resistance	The sample should be allowed stand the following 10 cycles of operation -40°C 25°C 85°C 30min 5min 30min 1 cycle	-40°C/85°C 10 cycles	-
Vibration Test	Endurance test applying the vibration during transportation and using	Total fixed amplitude: 15mm; Vibration: 10~55Hz; One cycle 60 seconds to 3 directions of X, Y, Z, for each 16 minutes.	3
Static Electricity Test	Endurance test apply the electric stress to the terminal.	VS=800V, RS=1.5kΩ, CS=100pF, 1 time.	-

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal. Temperature and humidity after remove from the rest chamber.

Note3: Test performed on product itself, not inside a container.

14 Warranty and Conditions

http://www.displaymodule.com/pages/faq