

# SeeYA 1.03"Micro-OLED (2560×2560RGB) Specification

Model Name: SY103WAM01



# Revision

Version	Date	Description			
V1.0	2021.4.15	Initial release			
V1.1	2022.2.7	Update Page8_Pixel Arrangement drawing, Correct Page42_MADCTL register's description and drawing.			
V1.2	2022.5.7	Update Power On sequence description.			
V1.3	2022.7.6	Add AVDD, AVEE, VDDI Current DC characteristics.			
		77.0			
		. 20			
		CIO			



#### Contents

1		eral Description	
2		eral Feature	
3	Optio	cal Specification	6
4	Pixel	l Arrangement	8
5	Syste	em block	9
6	Mod	lule Diagram	10
7	Pin D	Description	11
-	7.1	Pin Description	11
-	7.2	Application circuit	14
8	Elect	trical Characteristics	16
8	8.1	Absolute Maximum Ratings	16
8	8.2	DC Characteristic	
8	8.3	DSI DC/AC Characteristic	
8	8.4	Timing Characteristics	20
	8.5	Reset Timing Characteristics	
9		er Sequence	
	9.1	Power Generation Scheme	
	9.2	Power Sequence	
		ce	
	10.1	I2C Interface	
-	10.1.		
	10.1.		
	10.1.	·	
	10.1.	MIPI Interface	29
-	10.2 10.2.		29
11			
11	User	r Command	
		Command list	
		SWRESET(0100h): Software Reset	
		CMODE(0300h): Compression Mode	
		SLPIN (1000h): Sleep In	
		SLPOUT (1100h): Sleep Out	
		ALLPOFF (2200h): All Pixels OFF	
		ALLPON (2300h): All Pixel ON	
		TCON (2500h): Temperature Sensor Enable	
		DISPON (2900h): Display ON	
		CASET (2A00h): Column Address Set	
		RASET (2B00h): Row Address Set	
		MADCTL (3600h): Set Address Mode	
		IDMOFF (3800h): Idle Mode Off	
		IDMON (3900h): Idle Mode On	
		WRDISBV (5100h): Write Display Brightness	47
		SCACTRL (6900h): Scaling Up Control	48
		IFCONF (6B00h): Interface Configure	49
		RESCTRL1 (8000h): Resolution Control1	50
12	Relia	ability	51
13	Hand	dling Precautionsdling	52
2	13.1	Mounting Method	52
2	13.2	Caution of Against Static Charge	52
2	13.3	Packing	52
2	13.4	Caution for Operation	52
	13.5	Storage	
	13.6	Safety Precautions	
	13.7	Precautions before use	
14	-	ranty	
15		ring	



# 1 General Description

This display is a 1.03 inch diagonal,  $2560(RGB) \times 2560$  dots active matrix color OLED panel module based on single-crystal silicon transistors. This panel integrates panel driver and logic driver, and realizes small size, light weight, low power consumption and high resolution.

Applications: View finders, Head mounted displays, etc.

- 2560 x 2560 Real RGB Resolution
- AP Operated Resolution
  - -- 2560 x 2560: (8 x M, M=160~320) x RGB x (8 x N, N=90~320)
- Frame rate:
  - -- 1920 x1920 input, x1.33scaling up to 2560 x2560, VESA DSC on, maximum 90Hz
  - -- 2560 x2560, input, x1scaling up, VESA DSC on, maximum 75Hz
- Normal operation supports full color mode: 16.7M colors
- Interface
  - -- MIPII + I2C
  - -- MIPI DPHY v1.2 with one / two port (4 / 8 lanes), 1.0Gbps/Lane
  - -- MIPI DSI v1.01 R11 Video mode
  - -- Support VESA-DSC v1.1 in-chip decoder (3X compression ratio)
  - -- Support scaling up 1.33x (1920x1920 to 2560 x 2560) and 2x (1280x1280 to 2560 x 2560)
- Scan direction selection, up or down and right or left
- Orbit supported
- Wide range Brightness adjustment
- Sequential/Global emission
- Temperature compensation



# 2 General Feature

Parameter	Specification
Resolution	2560(H) x 2560 (V)
Number of dots	19.66M (2560x2560x3)
Pixel Size	7.2μm x 7.2μm
Pixel Arrangement	RGB π type
Useable Display Area	18.432mm x 18.432mm / 1.03'' diagonal
Luminance	1800cd/m² typical
Contrast Ratio	500,000:1 typical
Uniformity	> 85%
Operating Voltage	VDDI=1.8V AVDD=5.8V~6V AVEE=-4V~-5.5V
Power Consumption (1800nits, 100%duty_1920 ×1920input_1.33scaling up_No DSC_72Hz)	1600mW
Gray Levels	256
Interface	MIPI (1 or 2-port D-PHY)
Frame Rate	60HZ~90HZ
Weight	2g
Operating Temperature	-20°C to +70°C
Storage Temperature	-40°C to +80°C




# 3 Optical Specification

Item	Description	Min.	Тур.	Max.	Unit
Brightness	Tpanel=30℃		1800		cd/m2
Brightness	Tpanel=10°C ~70°C	1350	1800	2250	cd/m2
CR	white to Black Contrast Ratio	200,000:1	500,000:1		
Uniformity	End to end large-area uniformity	85			%
CIE Red	CIE-x	0.635	0.655	0.675	
CIE Red	CIE-y	0.315	0.335	0.355	
CIE Cuan	CIE-x	0.197	0.232	0.267	
CIE Green	CIE-y	0.675	0.695	0.715	
CIE Divis	CIE-x	0.141	0.161	0.181	
CIE Blue	CIE-y	0.045	0.065	0.085	
CIE White	CIE-x	0.298	0.313	0.328	
CIE White	CIE-y	0.314	0.329	0.344	
Color Gamut	DCI-P3	80%	90%		
View angle (White)	Luminance decay to 50%	35°	•		
Frame rate		60		90	HZ
Power consumption	1800nits, 100%duty_1920× 1920input_1.33sca ling up_No DSC_72Hz		1600	2000	mW

**Note1:** If there is no specified, the specification of optical is specified at 30 degree Celsius.

#### **Note2:** Definition of optical measurement system.

The optical characteristics should be measured in dark room. Brightness is measured as peak luminance at full white pattern (Gray level=255);



The center of the screen

Fig.1



**Note3:** Definition of Uniformity at highest gray level (255) and 100% duty emission.


Active area is divided into 9 measuring areas (Refer Fig. 2). Every measuring point is placed at the center of each measuring area.

Luminance Uniformity (U) = Lmin/Lmax

L----- Active area length; W---- Active area width


Lmax: The measured maximum luminance of all measurement position.

Lmin: The measured minimum luminance of all measurement position.






# 4 Pixel Arrangement






# 5 System block



# 6 Module Diagram





# 7 Pin Description

#### 7.1 Pin Description

Pin No.	Symbol	Туре	Description
1	VCOM	Output	Regulator output for common electrode voltage. connect a capacitor for stabilization, connect a TVS diode to GND.
2	AVEE	Power	-4.0V~-6.0V Power supply for OLED cell. connect a capacitor for stabilization.
3	AVEE	Power	$-4.0V^{\sim}$ -6.0V Power supply for OLED cell. then connect a capacitor for stabilization.
4	ELVDD	Output	Power supply for OLED cell. connect a capacitor for stabilization.
5	VSS	Power	System GND for internal digital system.
6	VSS	Power	System GND for internal digital system.
7	VDD	Output	Connect a capacitor for stabilization.
8	OTP_PWR	Input	OTP program power. If not use, please connect to GND or OPEN.
9	OTP_VDD2	Output	Regulator output for MTP analog system power. Connect a capacitor for stabilization.
10	AVDD	Power	5.8V~6.0VPower supply for analog system. connect a capacitor for stabilization.
11	AVDD	Power	5.8V~6.0VPower supply for analog system. connect a capacitor for stabilization.
12	AVSS	Power	System GND for analog system.
13	AVSS	Power	System GND for analog system.
14	OVSS	Power	System GND for oscillator.
15	OVDD	Output	Regulator output for common electrode voltage. Connect a capacitor for stabilization.
16	MIPI_TEST	Input/ Output	Test pin for MIPI.
17	VDDI	Power	Power supply for interface system except for the interface.
18	VDDI	Power	Power supply for interface system except for the interface.
19	MVSS	Power	System GND for MIPI interface.
20	DATA3P_PTA	Input/Ou tput	This pin is DSI D3+ signal if MIPI Port A interface is used. DATA3P/N_PTA is differential small amplitude signals. If not used, please keep it open.
21	DATA3N_PTA	Input/Ou tput	This pin is DSI D3- signal if MIPI Port A interface is used. DATA3P/N_PTA is differential small amplitude signals. If not used, please keep it open.
22	MVSS	Power	System GND for MIPI interface.
23	DATA0P_PTA	Input/Ou tput	This pin is DSI DO+ signal if MIPI Port A interface is used. DATAOP/N_PTA is differential small amplitude signals. If not used, please keep it open.
24	DATAON_PTA	Input/Ou tput	This pin is DSI DO- signal if MIPI Port A interface is used. DATAOP/N_PTA is differential small amplitude signals. If not used, please keep it open.
25	MVSS	Power	System GND for MIPI interface.
26	CLKP_PTA	Input	This pin is DSI CLK+ signal if MIPI Port A interface is used.  CLKP/N_PTA is differential small amplitude signals.  If not used, please keep it open.
27	CLKN_PTA	Input	This pin is DSI CLK- signal if MIPI Port A interface is used.  CLKP/N_PTA is differential small amplitude signals.  If not used, please keep it open.
28	MVSS	Power	System GND for MIPI interface.
29	DATA1P_PTA	Input/Ou tput	This pin is DSI D1+ signal if MIPI Port A interface is used. DATA1P/N_PTA is differential small amplitude signals. If not used, please keep it open.



30	DATA1N_PTA	Input/Ou tput	This pin is DSI D1- signal if MIPI Port A interface is used. DATA1P/N_PTA is differential small amplitude signals. If not used, please keep it open.
31	MVSS	Power	System GND for MIPI interface.
32	DATA2P_PTA	Input/Ou tput	This pin is DSI D2+ signal if MIPI Port A interface is used. DATA2P/N_PTA is differential small amplitude signals. If not used, please keep it open.
33	DATA2N_PTA	Input/Ou tput	This pin is DSI D2- signal if MIPI Port A interface is used. DATA2P/N_PTA is differential small amplitude signals. If not used, please keep it open.
34	MVSS	Power	System GND for MIPI interface.
35	DATA3P_PTB	Input/Ou tput	This pin is DSI D3+ signal if MIPI Port B interface is used. DATA3P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.
36	DATA3N_PTB	Input/Ou tput	This pin is DSI D3- signal if MIPI Port B interface is used. DATA3P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.
37	MVSS	Power	System GND for MIPI interface.
38	DATAOP_PTB	Input/Ou tput	This pin is DSI D0+ signal if MIPI Port B interface is used. DATAOP/N_PTB is differential small amplitude signals. If not used, pleased keep it open.
39	DATAON_PTB	Input/Ou tput	This pin is DSI DO- signal if MIPI Port B interface is used. DATAOP/N_PTB is differential small amplitude signals. If not used, pleased keep it open.
40	MVSS	Power	System GND for MIPI interface.
41	CLKP_PTB	Input	This pin is DSI CLK+ signal if MIPI Port B interface is used.  CLKP/N_PTB is differential small amplitude signals.  If not used, pleased keep it open.
42	CLKN_PTB	Input	This pin is DSI CLK- signal if MIPI Port B interface is used.  CLKP/N_PTB is differential small amplitude signals.  If not used, please keep it open.
43	MVSS	Power	System GND for MIPI interface.
44	DATA1P_PTB	Input/ Output	This pin is DSI D1+ signal if MIPI Port B interface is used. DATA1P/N_PTB is differential small amplitude signals. If not used, please keep it open.
45	DATA1N_PTB	Power	This pin is DSI D1- signal if MIPI Port B interface is used. DATA1P/N_PTB is differential small amplitude signals. If not used, please keep it open.
46	MVSS	Input/ Output	System GND for MIPI interface.
47	DATA2P_PTB	Input/ Output	This pin is DSI D2+ signal if MIPI Port B interface is used. DATA2P/N_PTB is differential small amplitude signals. If not used, please keep it open.
48	DATA2N_PTB	Input/ Output	This pin is DSI D2- signal if MIPI Port B interface is used. DATA2P/N_PTB is differential small amplitude signals. If not used, please keep it open.
49	MVSS	Power	System GND for MIPI interface.
50	MVDD	Output	Regulator output for MIPI digital system power. Connect a capacitor for stabilization.
51	VDD	Output	Connect a capacitor for stabilization.
52	VDD	Output	Connect a capacitor for stabilization.
53	VSS	Power	System GND for internal digital system.
54	VSS	Power	System GND for internal digital system.
55	VDDI	Power	power supply for interface system except for MIPI interface.
56	VDDI	Power	power supply for interface system except for MIPI interface.
57	VGMP	Output	Regulator output for gamma high voltage generation. Connect a capacitor for stabilization.
58	VGSP	Output	Regulator output for gamma low voltage generation.  Connect a capacitor for stabilization.
59	EN_EXT_VDD	Input	Connect to GND.
60	GPIO	Output	Digital global purpose in/out test pin
61	OCP_OUT	Output	Over current protect output flag.



62	SCL_WRX	Input/ Output	Synchronous clock signal in I2C I/F.					
		Input/	If this pin is not used, please connect to VDDI.  Bi-direction data PIN in I2C I/F.					
63	SDA	Output		If this pin is not used, please connect to VDDI.				
64	EN AOI		· · · · · · · · · · · · · · · · · · ·	•				
	-	Input		Connect to GND.				
65	IF_SEL	Input	Connect to GND.					
			Use to select the Interfa	ace type.				
66	66 IM[0]	Input	IM[0]	Command	Display Data			
00	livi[O]	Input	0V	MIPI	MIPI			
			1.8V	I2C or MIPI	MIPI			
67	RESX	Input	This signal will reset the active low.	e device and must be applied	to properly initialize the chip. Signal is			
68	VREF1	Output		Regulator output for internal reference voltage. Connect a capacitor for stabilization.				
69	VREF3	Output	Regulator output for internal reference voltage. Connect a capacitor for stabilization. Connect a Schottky diode to GND					
70	VREF2	Output	Regulator output for internal reference voltage. Connect a capacitor for stabilization.					
71	AVSS	Power	System GND for analog	system.				
72	AVSS	Power	System GND for analog	system.				
73	AVSS	Power	System GND for analog	system.				
74	AVDD	Power	5.8V~6.0VPower supply connect a capacitor for	5 ,				
75	AVDD	Power	5.8V~6.0VPower supply connect a capacitor for	<u> </u>				
76	AVDD	Power	5.8V~6.0VPower supply connect a capacitor for	stabilization.				
77	ELVDD	Power	Power supply for OLED connect a capacitor for	stabilization.				
78	AVEE	Power	-4.0V~-6.0V Power supp connect a capacitor for	•				
79	AVEE	Power	- 1	-4.0V~-6.0V Power supply for OLED cell. connect a capacitor for stabilization.				
80	AVEE	Power	-4.0V~-6.0V Power supply for OLED cell. connect a capacitor for stabilization.					
81	VCOM	Output	Regulator output for common electrode voltage. connect a capacitor for stabilization, connect a TVS diode to GND.					




#### 7.2 Application circuit

Below table is the instruction of peripheral circuit. Regarding power supply capacitor connections, mount an appropriate capacitor for each power supply.

No.	Signal Name	Typical Value	Maximum Rated Voltage	Note
1	VDDI	Cap, 2.2uF	6.3V	-
2	AVDD	Cap, 1.0uF	10V	-
3	ELVDD	Cap, 2.2uF	10V	-
4	AVEE	Cap, 1uF	10V	-
5	VDD	Cap, 4.7uF	6.3V	-
6	MVDD	Cap, 1uF	6.3V	-
7	VGMP	Cap, 1uF	10V	-
8	VGSP	Cap, 1uF	10V	-
9	VREF1	Cap, 1uF	6.3V	-
10	VREF2	Cap, 1uF	6.3V	-
11	VREF3	Cap, 1uF Schottky Diode	6.3V	
12	VCOM	Cap, 2.2uF TVS	10V	Recommend: TVS VBR min>8V
13	OTP_VDD2	Cap, 1uF	6.3V	-
14	OVDD	Cap, 1uF	6.3V	-



Below circuit is one of typical example for reference to drive the module with D-PHY.



Notes:

I2C Bus:Pin62 SCL and Pin63 SDA.

If I2C is not used, please connect to VDDI.

IM[0]:Use to select the interface type. (If you connect this pin to GND,only MIPI can execute command .If you connect this pin to VDDI,MIPI or I2C can execute command.)

Schottky:RB521CS30L

TVS:DY2L5A0C0L1



# 8 Electrical Characteristics

#### 8.1 Absolute Maximum Ratings

The absolute maximum rating is listed on the below table. When this Micro-OLED product is used beyond the absolute maximum ratings, it may be permanently damaged. It is strongly recommended use this Micro-OLED product within the following specified limits for normal operation. If these electrical characteristic conditions are exceeded during normal operation, this Micro-OLED product will malfunction and cause poor reliability.

Item	Symbol	Value	Unit
Power Supply Voltage (1)	VDDI	5.5	V
Davier Complet Valtage (2)	AVDD-AVSS	6.6	V
Power Supply Voltage (2)	AVEE-AVSS	6.6	V
	VDDI	1.32	V
Power Supply Voltage in AOI mode	AVDD-AVSS	6.6	V
Normode	AVEE-AVSS	6.6	V
MIPI Differential Input	CLKP_PTA/B, CLKN_PTA/B DATAPO_PTA/B, DATANO_PTA/B DATAP1_PTA/B, DATAN1_PTA/B DATAP2_PTA/B, DATAN2_PTA/B DATAP3_PTA/B, DATAN3_PTA/B	1.32	v
Input Voltage of Interface	Vin	-0.3 ~ VDDI+0.3	V
Output Voltage of Interface	Vo	-0.3 ~ VDDI+0.3	V
Operating temperature	Topr	-20 ~ 70	°C
Storage temperature	Tstg	-40 ~ 80	°C

#### 8.2 DC Characteristic

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
AVDD Input Level	AVDD	-	5.8		6.0	V
Digital I/O Power Supply (non-MIPI I/O)	VDDI	-		1.8		V
Digital I/O Input Level  @Logic High	VIH	VDDI=1.65V ~ 1.95V	0.7*VD DI	-	VDDI	V
Digital I/O Input Level  @Logic Low	VIL	VDDI=1.65V ~ 1.95V	0	-	0.3*VD DI	٧
Digital I/O Output Level @Logic High	VOH	lout = -1mA	0.8*VD DI	-	VDDI	V
Digital I/O Output Level @Logic Low	VOL	lout = +1mA	0	-	0.2*VD DI	V
Digital I/O Input leakage @Logic High	IIHD	Vin = VDDI			1	uA
Digital I/O Input leakage @Logic Low	IILD	Vin = 0	-1			uA
MIPI I/O Power Supply	MVDD	-	-	1.2	-	V
MIPI Input leakage @Logic High	IIHMD	Vin = MVDD			1	uA
MIPI Input leakage @Logic Low	IILMD	Vin = 0	-1			uA



AVDD Current (AVDD- GND)	Display on	IAVDD	2560×2560input, no scaling, DSC on, 75Hz frame rate, 2ports, Full White, 100%duty	180	mA
AVEE Current (AVEE- GND)	Display on	IAVDD	2560 × 2560input,no scaling, DSC on,75Hz frame rate, 2ports,Full White,100%duty	180	mA
VDDI Current (VDDI- GND)	Display on	IAVDD	2560×2560input,no scaling,DSC on,75Hz frame rate,2ports	200	mA



# 8.3 DSI DC/AC Characteristic

#### 8.3.1 Receiver characteristic


High speed receiver characteristic

Parameter	Description	Min	Тур.	Max	Unit
VCMRX(DC)	Common-mode voltage HS receive mode	70	-	330	mV
Zıd	Differential input impedance	80	100	125	Ω
VIDTH	Differential input high threshold	-	-	70	mV
VIDTL	Differential input low threshold	-70	-	-	mV
VIHHS	Single-ended input high voltage	-	-	460	mV
VILHS	Single-ended input low voltage	-40	-	-	mV
Ссм	Common-mode termination	-	-	60	pF



#### Low power receiver characteristic

Parameter	Description	Min	Тур.	Max	Unit
ViH	Logic 1 input voltage	880	-	-	mV
VIL	Logic 0 input voltage, not in ULP state	-	-	550	mV
VIL_ULPS	Logic 0 input voltage, ULP state	-	-	300	mV
VHYST	Input hysteresis	25	-	-	mV
<b>е</b> ѕріке	Input pulse rejection	-	-	300	V∙ps
TMIN-RX	Minimum pulse width response	20	-	-	





#### 8.3.2 Transmitter Characteristics

## **High-Speed Transmitter Characteristics**


Parameter	Description	Min	Тур.	Max	Unit
Vсмтх	HS transmit static common-mode voltage	150	200	250	mV
Vod	HS transmit differential voltage	140	200	270	mV
Vohhs	HS output high voltage	-	-	360	mV
Zos	Single ended output impedance	40	50	62.5	Ω
tR and tF (note1,2)		-	-	0.3	UI
20%-80%rise time and fall time		-	-	0.35	UI

#### Note:

1. Applicable when supporting maximum HS bitrates ≤ 1Gbps (UI≥1ns)

#### **Low-Power Transmitter Characteristics**

Parameter	Description	Min	Ту	Ma	Unit
			p.	Х	
Voн	The output high level	1.1	1.2	1.3	V
VoL	The output low level	-50		50	mV
ZOLP	Output impedance of LP transmitter	110	-	-	Ω
VIHCD	Logic1 contention threshold	450	1	-	mV
VILCD	Logic0 contention threshold	\\-	-	200	mV






## **8.4 Timing Characteristics**

## 8.4.1 High Speed Mode Characteristics

Parameter	Symbol	Min	Тур.	Max	Unit
UI instantaneous	UIINST	1	-	3	ns
T Data to Clock Skew	TSKEW	-0.15	-	0.15	UIHS
RX Data to Clock Setup Time Tolerance	TSETUP	0.15	-	-	UIHS
RX Data to Clock Hold Time Tolerance	THOLD	0.15	1	•	UIHS







#### 8.4.2 Low Power Mode Characteristics

Parameter	Description	Min	Тур.	Max	Unit
<b>-</b>	Transmitted length of any Low-Power state	50			
TLPX(M)	period (MCU to display module)	50	-	-	ns
_	Transmitted length of any Low-Power state				
T <sub>LP</sub> X(D)	period (display module to MCU)	50	-	-	ns
	Time that the new transmitter waits after				
	the LP-10 state before transmitting the				
Tta-sure	Bridge state(LP-00) during a Link	TLPX	_	2*TLPX	
	Turnaround				
	Time that the new transmitter drives the Bridge state				
Tta-get	(LP-00) after accepting control during a Link		5* TLPX		
021	Turnaround	3 167			
	Time that the transmitter drives the Bridge				
TTA-GO	state(LP-00) before releasing control during a		4* TIPX		
1 30	Link Turnaround				

#### Bus Turnaround from MPU to display module



#### Bus Turnaround from MPU to display module




#### 8.4.3 High Speed Mode Operation Timing Characteristics

Parameter	Description	Min	Ty p.	Max	Un it
T <sub>CLK-POST</sub>	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode. Interval is defined as the period from the end of THS-TRAIL to the beginning	60ns+52*U I	-	-	ns




	of TCLK-TRAIL				
T <sub>CLK-PRE</sub>	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode	8	-	-	UI
Tclk-prepare	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	38	-	95	n s
Tclk-settle	Time interval during which the HS receiver should ignore any Clock Lane HS transitions, starting from the beginning of TCLK-PREPARE	95	-	300	n s
Tclk-term_en	Time for the Clock Lane receiver to enable the HS line termination, starting from the time point when Dn crosses VIL,MAX	-	-	38	n s
Tclk-trail	Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst t	60		-	n s
T <sub>CLK-PREPARE</sub> +T <sub>CLK-</sub> zero	TCLK-PREPARE + time that the transmitter drives the HS-0 state prior to starting the Clock	300	-	-	n s
T <sub>HS-EXIT</sub>	Time that the transmitter drives LP-11 following a HS burst	100	-	-	n s
Td-term_en	Time for the Data Lane receiver to enable the HS line termination, starting from the time point when Dn crosses VIL,MAX	-	-	35ns+4* UI	n s
Ths-prepare	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	40ns+4* UI	-	85ns+6* Ul	n s
Ths-prepare+Ths- zero	THS-PREPARE + time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence	145ns+1 0*Ul	-	-	n s
Ths-settle	Time interval during which the HS receiver shall ignore any Data Lane HS transitions, starting from the beginning of THS-PREPARE. The HS receiver shall ignore any Data Lane transitions before the minimum value, and the HS receiver shall respond to any Data Lane transitions after the maximum value. value.	85ns+6* UI	-	145ns+1 0*UI	n s



#### 8.4.4 I2C-Bus Interface Timing


Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditio
I2C Clock Frequency	Fclk	1	-	400	kH	
I2C Clock Low	Tclkl	130	-	-	ns	
I2C Clock High	Tclkh	600	-	-	ns	
I2C Data Rising Time	Tdr	-	-	300	ns	
I2C Data Falling Time	Tdf	-	-	300	ns	
I2C Data Setup Time	Tdsu	100	-	-	ns	
I2C Data Hold Time	Tdhd	-	-	TBD	ns	
I2C Setup Time (Start Condition)	Tsu_sta	600	-	-	ns	
I2C Hold Time (Start Condition)	Thd_sta	600	-	-	ns	
I2C Setup Time (Stop Condition)	Tsu_stp	600	-	-	ns	· · · · · · · · · · · · · · · · · · ·
I2C Bus Free Time (Stop Condition)	Tbuf_stp	130	-	-	ns	





#### 8.5 Reset Timing Characteristics

When Reset happens in Sleep-out mode, this Micro-OLED product will enter blanking sequence with the maximum time 120 msec. Then this Micro-OLED product will remain in blanking state and return \ default state. During reset complete time (tRT), data in OTP will be re-loaded and latched to internal registers. This data reload is done every time when there is an H/W reset and completes within 20 msec after the rising edge of RESX. Therefore, it is necessary to wait at least 20 msec after releasing the RESX before sending commands. Moreover, the Sleep-out command cannot be sent in 120 msec. Spike (less than 20ns width) Rejection can also be applied during a valid reset pulse.




Reset time @VDDI=1.65V to 1.95V, AVSS = VSS = MVSS = 0V, Ta=-40°C to 85°C

Signal	Symbol	Parameter	Min	Тур.	Max	Uni t	Description
	t <sub>RW</sub>	Reset low pulse width	15			us	
RESX	+0.7	Pasat Camplata			20	ms	When reset applied at sleep-in mode
	tRT	Reset Complete time			120	ms	When reset applied at sleep-out mode




# 9 Power Sequence

#### 9.1 Power Generation Scheme




#### 9.2 Power Sequence

#### Power on sequence





## Power off sequence



Symbol	Min.	Тур.	Max.	Unit	Description
T1	1	-	-	ms	Power on time between VDDI and AVDD
T2	2	-	-	ms	Power on time between AVDD and AVEE
Т3	1	-	-	ms	Effective hardware reset period
T4	20	-	-	ms	OTP reload time
T5	0	-	-	ms	The time is between initial code finished and sleep-out command
T6	2	-	8	VS (Interval)	Power on sequence, the period can be modified
T7	1	-	-	VS (Interval)	Blanking region
T8	-	1		VS (Interval)	Power off sequence, the period can be modified
Т9	2	-	<u>-</u>	ms	Power off time between AVEE and AVDD
T10	1	C - O		ms	Effective hardware reset period
T11	1	-	-	ms	Power off time between AVDD and VDDI




## 10 Interface

This Micro-OLED product supports MIPI interface and inter-integrated circuit interface (I2C). 1 port MIPI or 2 port MIPI is selected by register, and I2C is selected by IMO, the detail interface selection by IMO pin and register of PORT1\_2\_SEL shows in below table.

IM0	PORT1_2_SEL	Command Execute	Image Write
0	0	MIPI	MIPI 1port
0	1	MIPI	MIPI 2 port
1	0	I2C or MIPI	MIPI 1port
1	1	I2C or MIPI	MIPI 2 port

This Micro-OLED product supports MIPI interface with D-PHY and C-PHY which is selected by IF SEL pin.



## 10.1 I2C Interface

The I2C-bus is for bi-directional, two-line communication between different ICs or modules. The two lines are the Serial Data Line (I2C\_SDA) and Serial Clock Line (I2C\_SCL). Both lines must be connected to a positive power supply via pull-up resistors. Data transfer can be initiated only when the bus is not busy. The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte maybe sent. The master generates all clock pulses, including the ninth acknowledge clock pulse.




#### 10.1.1 I2C-Bus Protocol

Before any data is transmitted on the I2C-bus, the device which should response is addressed first. There are several slave addresses can be selected by MCU. The slave addressing is always carried out with the first byte transmitted after the START procedure.

#### **Definition**


- Transmitter: The device which sends the data to the bus.
- Receiver: The device which receives the data from the bus.
- Master: The device which initiates a transfer generates clock signals and terminates a transfer.
- Slave: The device addressed by a master.
- Multi-master: More than one master can attempt to control the bus at the same time without corrupting the message.
- Arbitration: Procedure to ensure that. If more than one master simultaneously tries to control the bus, only
  one is allowed to do so and the message is not corrupted.
- Synchronization: Procedure to synchronize the clock signals of two or more devices.



#### 10.1.2 Write Sequence

This Micro-OLED product supports register write sequence via I2C-bus transfer. The register writing supports single register write mode. The detailed transfer sequences are illustrated and described as below.

- (1) Data transfer for register writing should follow the format shown as below.
- (2) After the START condition, a slave address is sent. R/ $\overline{W}$  bit is setting to "0" for Write.
- (3) The slave issues an ACK to the master.
- (4) 8-bits register address transfer first then transfer the register data parameter.
- (5) A data transfer is always terminated by a STOP condition.
- (6) The chip SA [6:0] =1001100.



W: Write Bit, W= "1" here, R: Read Bit, R= "0" here


ACK: Acknowledge Bit, ACK= "0" here

SA[6:0]: Slave Address ADD[15:0]: Register Address D[15:0]: Register Data



#### 10.1.3 Read Sequence

This Micro-OLED product supports register read sequence via I2C-bus transfer. The register reading supports single register read mode. The register data reading transfer are shown as below.



W: Write Bit, W= "0" here, R: Read Bit,R= "1" here

ACK: Acknowledge Bit, ACK= "0" here

SA[6:0]: Slave Address ADD[15:0]: Register Address D[15:0]: Register Data

NACK: Negative Acknowledge Bit, NACK= "1" here

#### 10.2 MIPI Interface

Display serial interface (DSI) specifies the interface between a host processor and a peripheral such as a display module. It builds on existing MIPI Alliance specification by adoption pixel formats and command set. The detail Lane configuration for DPHY and CPHY are listed below.

#### [DPHY]

For DPHY, there are one Clock Lane and 1~4 Data Lane. The configuration for DPHY between host and this Micro-OLED product shows as the table below.

Lane Pair	Available Operation Mode			
Clock Lane	Unidirectional Lane	Forward High-Speed Clock Escape Mode (ULPS only)		
Data Lane 0	Bi-directional Lane	Forward High-Speed Data Bi- directional Escape Mode Bi- directional LPDT		
Data Lane 1	Unidirectional Lane	Forward High-Speed Data No LPDT Escape Mode (ULPM only)		
Data Lane 2	Unidirectional Lane	Forward High-Speed Data No LPDT Escape Mode (ULPM only)		
Data Lane 3	Unidirectional Lane	Forward High-Speed Data No LPDT Escape Mode (ULPM only)		



#### [DPHY]


For CPHY, there is no Clock Lane since it's embedded clock in Data Lane. There are 1~3 Trio (Lane) in CPHY. The configuration for CPHY between host and this Micro-OLED product shows as the table below.

Trio	Available Operation Mode						
		Forward High-Speed Data					
Trio 0	Bi-directional Lane	Bi-directional Escape Mode					
		Bi-directional LPDT					
		Forward High-Speed Data					
Trio 1	Unidirectional Lane	No LPDT					
		Escape Mode (ULPM only)					
		Forward High-Speed Data					
Trio 2	Unidirectional Lane	No LPDT					
		Escape Mode (ULPM only)					

#### 10.2.1 DSI System Configuration

#### [DPHY]

This Micro-OLED product supports MIPI 2 port with 2, 3 or 4 lane configurations for DPHY. The system configuration is shown as the figure below. There are HW pin(IM, IF\_SEL, PORTSWAP) and registers (Lane\_num\_cfg, PSWAP, DSWAP) which can set the interface and lane related configuration.





# 11 User Command

#### Command list

	D.01	Ad	dress									
Instruction	R/W	MIPI	Non-MIPI	D7	D6	D5	D4	D3	D2	D1	D0	Default
SWRESET	W	01h	0100h				No Par	ameter				N/A
CMODE	R/W	03h	0300h	slice2_sel	-	-	-	-	-	-	CMODE	80h
SLPIN	W	10h	1000h				No Par	ameter				N/A
SLPOUT	W	11h	1100h				No Par	ameter				N/A
ALLPOFF	W	22h	2200h				No Par	ameter				N/A
ALLPON	W	23h	2300h				No Par	ameter				N/A
TCON	R/W	25h	2500h	-	-	-	-	-	-	-	TC_ENABLE	00h
DSPOFF	W	28h	2800h				No Par	ameter				N/A
DSPON	W	29h	2900h				No Par	ameter				N/A
CASET	R/W	241	2A00h				XS[	15:8]				00h
CASET	R/W	2Ah	2A01h				XS[	7:0]				00h
2.057	R/W	201	2B00h				YS[1	15:8]				00h
RASET	R/W	2Bh	2B01h				YS[	7:0]	0			00h
TEON	R/W	35h	3500h	-	-	-	· · C		-	-	М	00h
MADCTL	R/W	36h	3600h	-	-	-		RGB	-	RSMX	RSMY	00h
IDMOFF	R/W	38h	3800h				No Par	ameter				N/A
IDMON	R/W	39h	3900h				No Par	ameter				N/A
SCACTRL	W	69h	6900h							SC_MOD	_SEL[1:0]	00h
IFCONFG	R/W	6Bh	6B00h	-		) -	PORT1_2_S EL_ CMD1	-	-	-	-	10h
			8000h			-	-	-	-	-	OSC_FRE Q_SEL	01h
RESCTRL1	R/W	R/W 80h	8001h	NC[7:0]								
			8002h				NL[	[7:0]				40h
			8003h	-	-	-	NC[8]	-	-	-	NL[8]	11h



#### SWRESET(0100h): Software Reset


0100H						SWRE	SET								
	Address Parameter														
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0			
SWRESET	W	01h	0100h	-	No Parameter										
Description	When the values.	e Softwar	e Reset co	ommand is e	xecuted, a	ll related re	egister and	d paramet	ers are res	set to their	S/W Rese	et default			
Restriction	If S/W Re	eset is exe	ecuted in S	sec to send a Sleep-out mo sent during e.	ode, it is ne	cessary to	wait 120n	n sec to se							
		St	atus					Default Val	ue						
Defect		Power Or	n Sequenc	се		0100h				N/A					
Default		SW	Reset				The	same as a	above						
		HW	Reset				The	same as a	above						
Flow Chart			<	Display I screed Sieep-In	polank en et mods to efault ue		ost	Comm Param Displ Actic Mod Sequer Transi	neter ay on hitial						



CMODE(0300h): Compression Mode

	Jii). Com	pressio	n ivioae												
0400H	Oh): Compression Mode  RDID123  Address  Parameter														
		Address			Parameter										
Instruction	R/W	MIPI	Other	D15- I	D8	D7	D6	D5	D4	D3	D2	D1	D0		
CMODE	R/W	03h	0300h	-		D7							D0		
	These commands are used for compression mode														
	Bit		;	Symbol			Description	on			Comme	ent			
Description	D7	slice_sel			Compres	sion slice	selection		0=1 slic 1=2 slic						
	D0		(	CMODE			Enable/D	isable cor	mpression	mode	0=Disal 1=Enab				
Restriction							-								
		St	atus						Default Val	ue					
Default		ce		-	0300h				80h						
Doladit			Reset		The same as above										
		HW	Reset					The	same as a	above					
Flow Chart					MODE (  CMOD SSlice s			ost     iver     	Com Para Dis Acc Mc	gend mand mand play tion ode	- 1 				

SLPIN (1000h): Sleep In



1100H	). Gleep C	·ut				SLPO	IIT							
11000		ΔΑ	dress			SLFU		arameter						
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0		
SLPOUT	W	11h	1100h	-		1		No Par	ameter	l				
	This	comman	d force dis	olay module oscil		Sleep-In mo				egulator, i	nternal dis	play		
Description		Disp		STOP				lack splay	×_	Frame C	ontents	>		
Description		Memory Opera	y Scan ation	STOP										
		Internal C		STOP										
		Regu	lator			ON								
Restriction						-		4						
		St	atus		Default Value									
Default			Sequence	•	1100h Sleep In Mode									
	-		Reset Reset	The same as above The same as above										
Flow chart		[	Start Inte Oscillat Start Regular Charge ir voltage panel	mal or		Host Driver  ay whole blan irrent comma	nd setting		Con Par  Dis  Ac  Sequ	gend ameter splay ction ode				

ALLPOFF (2200h): All Pixels OFF

ALLPOFF (22	200h): All	Pixels	OFF										
2200H						ALLPO	OFF						
In a top 12	D.444	Add	dress		T	1	P	arameter			ı		
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0	
ALLPOFF	W	22h	2200h	-		•	•	No Para	ameter			•	
	This com	nmand for	rces the dis	play modulo		y black im	age in <i>Di</i> s	play-OnMo					
Description													
Restriction						-							
			atus				С	efault Valu					
Default	-		Sequence	)	2200h All Pixel Off								
			Reset Reset		The same as above  The same as above								
Flow Chart		5	200	Normal Disp mode ALLPOFF Display B	F(22h)			Leger Comman Paramet Display Action Mode Sequentia Transfer	d er				

ALLPON (2300h): All Pixel ON

2300H	,		•			ALLPO	NC					
		Add	dress				P	arameter				
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0
ALLPON	W	23h	2300h	-				No Para	ameter			
Description	This com	nmand for	ces the dis	Input In		y white ima	age in <i>Dis</i>	Display				
Restriction						-						
			atus n Sequence	4		2300h		efault Valu		All Pixel C	Off	
Default			Reset				The	same as a		7		
			Reset					same as a				
Flow Chart				Normal Display Mode	(3h)		CC P	egend ommand darameter Display Action Mode equential ransfer				

CON (2500r	n): Temp	erature	Sensor E	nable									
2300H						ALLP	ON						
		Add	dress				F	Parameter			•		
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0	
ALLPON	R/W	25h	2500h	-	-	-	-	-	-	-	-	D0	
		nmand is u	used to tur	n on tempe	erature sen	sor.  Description	ın			Comme	ant		
Description		D0	TC_ENA		Temper	ature sens			0=Te 1=Te	mperature mperature	sensor of	f	
Restriction						-							
	Status Default Value Power On Sequence 2500h 00h												
Default		Power On	Sequence	)		2500h				00h			
20.00.			Reset				The	same as	above				
		HW	Reset				The	same as	above				
Flow Chart				Parat TC_EP	neter NABLE	Hosi Drive	-	Lege Comman  Parame  Display  Action  Mode  Sequenti Transfe	ter /				

DISPOFF (2800h): Display OFF

2800H							DISPO	OFF						
	5	Add	ress					F	arameter					
Instruction	R/W	MIPI	Other	D15- E	08	D7	D6	D5	D4	D3	D2	D1	D0	
DISPOFF	W	28h	2800h	-					No Par	ameter				
Description	This com	mand forc	es the dis	play mo	odule to	stop di	isplaying i	mage dat	а.					
Restriction	This com	mand has	no effect	when d	lisplay d	driver is	already ir	n DISPLA	Y-OFF mo	de				
		Sta	tus						efault Val	ue				
Default		Power On Sequence 2800h Display Off  SW Reset The same as above												
		SW Reset The same as above  HW Reset The same as above												
Flow Chart				Display C	DN mode				Command  Parameter  Display  Action  Mode  Sequential Transfer					

DISPON (2900h): Display ON

DISPON (290	00h): Disp	olay ON													
2900H						DISP	ON								
	5	Add	ress			•	F	Parameter		•					
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0			
DISPON	W	29h	2900h	-				No Par	ameter						
Description	This com	nmand for	ces the dis	play modu	ule to start o	displaying	image data	а.							
Restriction	This com	nmand has	no effect	when disp	olay driver is	s already i	n <i>DISPLA</i>	Y-ON mod	е.						
		Status Default Value  Power On Sequence 2900h Display Off													
Default															
Deladit															
Flow Chart			DISI	PON(29h)				Parameter Display  Action  Mode  Sequential Transfer		1					

#### CASET (2A00h): Column Address Set


2A00H						CAS	ET							
		Add	dress				ı	Parameter						
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0		
CASET	R/W	2Ah	2A00h	-				XS[1	15:8]					
ONOLI	1000	27(11	2A01h	-				XS[	7:0]					
Description			dicates disp	olay start p osition.	Display Width by NL[7:0]	XS[15:0]								
Restriction	2. D co PIXEL_ Paramo PIXEL_	Display Width by NC[7:0]  1. XS= 0 + 2N, N=integer												
		St	atus				I	Default Va	lue					
						2A00h				00h				
Default		Power Or	Sequence	Э		2A01h				00h				
		SW	Reset				The	same as	above					

### RASET (2B00h): Row Address Set

ASET (2B00	Dh): Row	Addres	s sei									
2A00H				ı		CAS						
Inetruction	DAM.	Ad	dress		Т			Parameter		T		Т
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0
RASET	R/W	2Bh	2B00h 2B01h	-				YS[1 YS[				
			I	l olay start po	osition of c	isplay mo	dule in rov		7.01			
Description				YS[15:0		de lay Wid	th by N	C[7:0]	Display Width by NL[7:0]			
Restriction	2. D co PIXEL_ Parame PIXEL_	isplay cor onstraint i _SHIFT_Y eter range _SHIFT_Y	s that displa '_DIR=0(U  e= 0 ≤ YS[1 '_DIR=1(De	oe adjusted ay content p) 5:0] + NL[7	can't exce ':0]*8 - PIX	ed display	area. YS Γ_Y_COU	should follo NT*2 ≤ 25	ow the rul	e as below	Y_COUN' /:	T. The
		St	atus					Default Va	lue			
						2B00h				00h		
Default		Power Or	Sequence			2B01h				00h		
		SW	Reset		>		The	same as	above			
		HW	Reset				The	same as	above			
Flow Chart				RA Display A	ASET (2Bh)			Legel Commar Parame Display	nd ter	1		

#### MADCTL (3600h): Set Address Mode

MADCTL (36 3600H	 	LAddies	3 WOULE			MA	ADCTL					
		Add	ress					Parame	eter			
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	1		D2	D1	D0
MADCTL	R/W	36h	3600h	-	-	-	-	-	-	-	D1	D0
Description		nmand set		ction of so		gate.  n Flip	0 1 1	Display  B  E	Comment 1=Normal 0= Horizor 1= Normal 0= Vertical	Display atal Flip Display	D1	DO
Restriction							-					
		Sta	itus					Default	Value			
Default		Power On		9		3600			_	00h		
Delault		SW F	Reset				Т	he same	as above			
		HW F	Reset				Т	he same	as above			



IDMOFF (3800h): Idle Mode Off

3800H						IDMO	OFF							
		Add	dress				ı	Parameter						
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0		
IDMOFF	W	38h	3800h	-				No Par	ameter					
Description	This com	mand ca	use display	module to	o exit <i>Idl</i> er	node.								
Restriction	This com	mand ha	s no effect	when disp	olay module	e is not in	Idlemode.							
		Sta	atus				[	Default Va	lue					
Defeult		Power On	Sequence	)		3800h				ldle mode	off			
Default		SW	Reset				The	same as	above					
		HW Reset The same as above												
				Idle mo	-ds Os	Hos	<u> </u>	Lege	end	`1 				

IDMON (3900h): Idle Mode On

MON (3900	h): Idle	Mode O	<u>n</u>									
3900H						IDM	ON					
		Add	dress				ı	Parameter	r			
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0
IDMON	W	39h	3900h	-				No Par	rameter			
Description	This con	nmand ca		module to	enter Idle	e mode. In	the idle mo	ode, color		n is reduce	ed.	
Restriction	This con	nmand ha	s no effect	when disp	lay modul	e is alread	y in <i>Idl</i> em	ode.				
			atus					Default Va				
Default			Sequence	•		3900h				Idle mode	off	
			Reset Reset					same as				
Flow Chart				IDMON(39h)		Host — — Driver — — Host		Command  Parameter  Display  Action  Mode				

WRDISBV (5100h): Write Display Brightness

	100h): \	Write Disp	play Brig	htness	S							
5100H						WRD	SBV					
la atmustica	DAM	Ade	dress		1	1	F	Parameter		1	1	
Instruction	R/W	MIPI	Other	D15- [	D8 D7	D6	D5	D4	D3	D2	D1	D0
WRDISBV	W	51h	5100h	-		T		DBV	/[7:0]	T	1	
WINDIGEV	VV	3111	5101h	-	-	-	-	-	-	-	-	DBV [8]
Description	This co	mmand is	used to ad	just brig	ghtness.							
Restriction						-						
		St	atus				I	Default Va	llue			
		D O-	. 0	_		5100h				00h		
Default			Sequence	e 		5101h				00h		
			Reset Reset					same as				
Flow Chart				Part DB	ameter (V[8:0]	Host	-¦	Lege Commar  Parame  Display  Action  Mode  Sequenti Transfer	ter /			

SCACTRL (69	900h): S	caling U	p Contro	l									
6900H						SCAC	TRL						
	5.44	Add	dress		•		F	Parameter					
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0	
SCACTRL	R/W	69h	6900h	-	-	-	-	-	-	-	D[	1:0]	
	This com	nmand se	ts operatio	n mode of	MIPI clock	lane durir	ng porch ti	me.					
		Bit	Sy	mbol	Г	Description			C	omment			
Description	D	[1:0]	SC_M	OD_SEL		aling up ra	tio		2=1.3	0= off x scaling u 3x scaling reserved			
Restriction						-							
		Sta	atus				[	Default Va	lue				
Default		Power Or	Sequence	Э		6900h				00h			
			Reset					same as	_				
		HW Reset The same as above											
Flow Chart				Paramet GC_MOD_Si	er EL[1:0]	Drive	-  [   	Lege Comma Parame Display Action Mode Sequent Transfe	etter /				

IFCONF (6BC	0h): Interface Configure											
6900H						IFCO	NFG					
		Add	dress					Parameter	-			
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0
IFCONFG	R/W	6Bh	6B00h	-	-	-	-	D4	-	-	-	-
	PORT_1	_2_SEL_	CMD1: Se	t MIPI Por	t1 or Port2	selection.	XOR with	PORT1_2	_SEL (CM	ID2 page0	B102 D7).	
		Bit		mbol		escription			С	Comment		
		D4		_2_SEL_ MD1		1 port or 2 selection	port		Refer to	the table b	pelow	
Description	Р		2_SEL_CM MD1)	ID1	POR <sup>-</sup>	Γ1_2_SEL	. (CMD2 p	00)	M	/IIPI Port S	election	
			0h			0h				1-Po	rt	
			0h			1h				2-Po	rt	
			1h			0h				2-po		
			1h			1h				1-po	rt	
Restriction						-						
			atus					Default Va	llue			
Default			Sequence	9		6B00h				10h		
			Reset Reset					e same as	$\overline{}$			
Flow Chart				Paramete DRT1_2_SE D1	er EL_CM	Ho Driv	-¦	Comm	neter / on de			

	1630luti	on Contro	011									
		RESCTRL1										
5 4	Address			_			Paramete					
R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0	
		8000h	-	-	-	-	-	-	-	-	D0	
R/W	80h	8001h	- NC[7:0]									
14/44		8002h	-									
		8003h	-	-	-	-	NC[8]	-	-	-	NL[8]	
This com	nmand is	used to set	t panel typ	e and disp	lay resoluti	ion.						
Bit		Symbol		Description				Comment				
D0		OSC_FREQ_SEL		OSC frequency selection				0= 69.75MHz				
חנאיטו		NCI8·01		X-axis resolution								
	P[0.0] [4E[0.0]			1 .								
			Re	solution sv	vitch is onl	y valid in	SLPINmo	de.				
	Status					I	Default Va	lue				
	1			8000h				01h				
				8001h					40h			
Power On Sequence			e	8002h				40h				
				8003h				11h				
SW Reset				The same as above								
			Paramet GD_HAL OSC_FREQ NC[8:0] NL[8:0]	er F _SEL		!	P	ommand arameter Display Action Mode	7			
	D	R/W MIPI  R/W 80h  This command is 1  Bit  D0  D[8:0]  D[8:0]  Sta	R/W   MIPI   Other   8000h   8001h   8002h   8003h   8003h   This command is used to set   Bit   Syr   D0   OSC_FI   D[8:0]   NC   D[8:0]   NL   NL   NL   NU   NU   NU   NU   NU	R/W	R/W   MIPI   Other   D15- D8   D7	R/W   MIPI   Other   D15-D8   D7   D6	R/W   MIPI   Other   D15- D8   D7   D6   D5	R/W   MIPI   Other   D15- D8   D7   D6   D5   D4	R/W   MIPI   Other   D15- D8   D7   D6   D5   D4   D3	R/W   MIPI   Other   D15-D8   D7   D6   D5   D4   D3   D2	R/W	

# 12 Reliability

No.	ltem	Condition	Judgement Criterion				
1	High Temperature Storage	80℃ 240hrs	After testing  1.No clearly visible defects or remarkable deterioration of display quality.  2.No function-related abnormalities  *The results must be checked after 2hours later under				
2	High Temperature Operating	70°C 240hrs					
3	Low Temperature Storage	-40℃ 240hrs					
4	Low Temperature Operating	-20°C 240hrs					
5	High Temperature / Humidity Storage	60°C/90%RH 240hrs	room temperature				
6	High Temperature / Humidity Operating	60°C/90%RH 240hrs					
7	Thermal Shock	-30°C ←→ 80°C, 0.5hr, Change time <1min, 100cycles					
8	ESD	Air discharge ±2kv Contact discharge ±1kv	After testing  1.Hard defect should not happen  2.If it would be recovered to normal state after resetting, it would be judged as a good state.				

## 13 Handling Precautions

#### 13.1 Mounting Method

This Micro-OLED product consists of one silicon backplane and one cover glass, which can easily get damaged. Extreme care should be used when handling the MICRO-OLED.

#### 13.2 Caution of Against Static Charge

For this Micro-OLED, use C-MOS drivers, do not input and signals before power is turned on, and ground your body, work/assembly areas, assembly equipment to protect against static electricity. It could occur static electricity when taping off the film which protects Micro-OLED. Against static charge, you should make sure that the product is safe or not by experiment in advance.

#### 13.3 Packing

The packing principle is that Micro-OLED module should keep its packing condition at the time of delivery. For safety & avoiding the module damage, Carton box must stack the below 4 boxes.

When storing the Micro-OLED after unpacking, note the followings. Micro-OLED module is consisted of GLASS and assemblies. It should avoid pressure, strong impact, and being dropped from a height.

To prevent modules from degradation, do not operate or store them in a place where they are directly exposed to sunlight or high temperature/humidity.

#### 13.4 Caution for Operation

If you do not follow normal POWER ON, OFF sequence or abnormal operating, then Micro-OLED module can be damaged electro-optically and does not recover. Do not change software without SeeYA confirmation.

Micro-OLED module may not display normally when twisting power or pressing power is added. Therefore, you should secure Micro-OLED module maximum thickness at set assembly not to have any pressure affect Micro-OLED module.

Electro-chemical reaction may occur when there is humidity on pad, therefore, you should use MICRO-OLED Module below maximum operating humidity.

Micro-OLED may not display normally when it is interfered by surrounding elements, therefore you should consider setting design not to damage Micro-OLED module by surrounding elements.

To satisfy EMI standards, you should plan your design after considering emitting energy. We can't guarantee display characteristics outside viewing area, therefore your set window should be fixed into viewing area. Image-sticking may occur if Micro-OLED displays same image for a long time, so you need to make a change for Micro-OLED.

#### 13.5 Storage

Place in a dark place where neither exposure to direct sunlight or any fluorescent light is permitted and keep at room temperature & room humidity. Store with no contact with polarizer surface. It is recommended to store them as they have been contained in the inner container when we delivered them.

#### 13.6 Safety Precautions

Disassembly or modification may cause electric shock, damages to sensitive part inside of the AMICRO-OLED module, dust adhesion, or scratches on the display part. In the event that the contents of AMICRO-OLED module are on skin, wipe them with a paper towel or gauge and wash the part well, and receive medical attention if necessary. Do not use the AMICRO-OLED module for the special purpose besides display units. Be careful of the glass chips that may cause injury to fingers of skin, when the display part is broken. For keeping safe quality from outer exposure or contamination, modules should be consumed within 2 months after unpacking.

#### 13.7 Precautions before use

You should discuss the following case with SeeYA:

- in case of any questions about contents of this "Specification for Approval".
- > in case of occurring new problems not mentioned at this "Specification for Approval".
- in case of your request about income inspection specification change.
- in case of occurring new problem at your driving test.

<sup>\*</sup>If SeeYA has to change the conditions specified in the specification, previously shall be held and decided.

Basically, warranty term is 12 months of reliability characteristics of quality level after the outgoing date in SeeYA, could compensate for defectives which happens within warranty term under condition that the products should be stored or be used as specified under normal condition within the contents of specification.

Otherwise, it is impossible to compensate for defectives when they happen by customer's mistake such as careless handing or circuit change, etc.

