Product Data Sheet DS0065 Revision 1.3 / May 2016

1 GENERAL DESCRIPTION

The CCE4510 is a high-voltage interface ASIC with overvoltage detection as well as high temperature and high current protection, based upon a 0.35 µm HV-CMOS technology.

Typical applications are industrial sensors or actuators, which should support the IO-Link standard. To improve the application performance, an integrated IO-Link frame handler is provided, which automates most of the lower layer communication tasks. This reduces the microcontroller loads significantly, thus gaining more performance for other tasks, even if slower microcontrollers are used.

A variety in fields of application is given by different packaging and configuration options.

1.1 FEATURES

- Two IO-Link compliant channels with 1 A peak driving current
- Wide voltage range 8-32 V
- Transceiver mode
- Integrated UART (COM1-3)
- Hardware frame handler (support for all IO-Link v1.1 frame types)
- Fully IO-Link v1.1 compliant
- Possibility to use IO-Link ports as master or device
- Completely automated wake-up procedure for master
- Two status LED drivers
- Synchronization features for IO-Link channels and LEDs over multiple chips
- Includes NMOS gate drivers to switch power supply of devices
- Supports feed through of clock
- Temperature and supply voltage monitoring and protection
- Overload protection for channels and connected devices
- Ideal fit for 2/4/8/16-port IO-Link master applications
- Evaluation boards available

1.2 SCHEMATIC




Figure 1 - Block Diagram



2 PINOUT

2.1 PACKAGE




Figure 2 - QFN48 Package (7x7 mm)




Figure 3 - QFN24 Package (4x4 mm)

2.2 PIN DESCRIPTIONS

Table 1 - Pin Descriptions

| | Pin QFN24 | Pin QFN48 | | |
|--------------|-----------|-----------|--------|--|
| Symbol | <u>ш</u> | | Туре | Description |
| RXD1/CYCT1 | - | 1 | OUT | RXD1: CQ1 input; inverted |
| TVD4/02/0104 | | 0 | INI | CYCT1: Cycle time indicator channel 1 |
| TXD1/SYNC1 | - | 2 | IN | TXD1: CQ1 output; internal pull-down; inverted SYNC1: Channel 1 synchronization trigger |
| TXEN1 | - | 3 | IN | CQ1 driver enable; active high, internal pull-down |
| SDX1 | - | 4 | OUT | Device 1 short detected; active low |
| INTX | 1 | 6 | OUT | SPI interrupt signal; active low |
| SSX | 2 | 7 | IN | SPI slave select; active low; internal pull-up |
| SCLK | 3 | 8 | IN | SPI clock; internal pull-down |
| MOSI | 4 | 9 | IN | SPI data in; internal pull-down |
| MISO | 5 | 10 | OUT | SPI data out; tri-state if SSX is high |
| CLK | 6 | 12 | OUT | Buffered clock feed through |
| VDDD | - | 13 | PWR | 3.3 V digital voltage supply |
| VDDA | - | 14 | PWR | 3.3 V analog voltage supply |
| VDD | 7 | - | PWR | 3.3 V voltage supply |
| GND | 8/25 | 15 | PWR | Ground |
| RXD2/CYCT2 | - | 16 | OUT | RXD2: CQ2 input; inverted |
| | | | | CYCT2: Cycle time indicator channel 2 |
| TXD2/SYNC2 | - | 17 | IN | RXD2: CQ2 output; internal pull-down; inverted SYNC2: Channel 2 synchronization trigger |
| TXEN2 | - | 18 | IN | CQ2 driver enable; active high, internal pull-down |
| SDX2 | - | 19 | OUT | Device 2 short detected; active low |
| TP2 | 9 | 20 | OUT | Test Point 2; leave open |
| VCC | 10 | 22 | PWR | 24 V main voltage supply |
| SEN1 | 11 | 23 | IN | Sense input channel 1 |
| SEN2 | 12 | 24 | IN | Sense input channel 2 |
| LP2 | 13 | 26 | PWR | Sensor supply channel 1 |
| CQ2 | 14 | 28 | IN/OUT | IO-Link channel 2 |
| LM2 | 15 | 30 | PWR | Sensor ground 2 |
| LM1 | 16 | 31 | PWR | Sensor ground channel 1 |
| CQ1 | 17 | 33 | IN/OUT | IO-Link channel 1 |
| LP1 | 18 | 35 | PWR | Sensor supply channel 1 |
| GATE2 | 19 | 37 | OUT | NMOS gate driver channel 2 |
| GATE1 | 20 | 38 | OUT | NMOS gate driver channel 1 |
| LGND | - | 39 | PWR | LED ground |
| LED2 | - | 40 | IN | LED driver channel 2 |
| LED1 | - | 41 | IN | LED driver channel 1 |
| XTAL1 | 21 | 43 | IN | Crystal input; external clock source input |
| XTAL2 | 22 | 44 | OUT | Crystal feedback |
| TEMP | - | 46 | OUT | High temperature indication |
| TP1 | 23 | 47 | IN | Test Point 1; internal pull-down; leave open or tie to ground |
| CLK_EN | 24 | 48 | IN | Enable buffered clock feed through; internal pull-down |

IO-Link Master ASIC with integrated Frame Handler

3 ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Conditions | Min | Тур | Max | Unit |
|-------------------------|------------------------|---|------|-----|-----|------|
| Supply Voltage | VCC | static | -0.7 | | 36 | V |
| Power dissipation QFN48 | PTOT_QFN48 | Multilayer PCB, Exp. Pad soldered, ϑ_{AMB} = 60°C | | | 2 | W |
| Power dissipation QFN24 | P _{TOT_QFN24} | Multilayer PCB, Exp. Pad soldered, ϑ_{AMB} = 60°C | | | 1.5 | W |
| Junction Temperature | ປ _{JUNC} | | | | 150 | °C |
| ESD-sensitivity | VESD | Human Body Model EIA/JESD22-A114-B | 2 | | | kV |
| Storage Temperature | ϑstorage | | -55 | | 155 | °C |
| Soldering Temperature | ϑsolder | 12 s max | | | 260 | °C |
| FIT Rate | | | | | 50 | FIT |

Table 2 - Absolute Maximum Ratings

Functional operation is only guaranteed within operating conditions listed under "Electrical Characteristics". Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability. Exposure to conditions beyond those ratings may cause permanent damage to the device.

4 ELECTRICAL CHARACTERISTICS

Electrical characteristics are valid for the whole specified temperature range and supply voltage range, if not otherwise noted.

| Parameter | Symbol | Conditions | Min | Тур | Max | Unit |
|-------------------------------|----------------------|------------------------------|----------|-----|----------|------|
| | | 4.1 GENERAL PARAMET | ERS | | | |
| Main Supply Voltage | VCC | | 8 | 24 | 32 | V |
| Quiescent Current Main Supply | lvcc | | | | 5 | mA |
| Pad Supply Voltage | VDD | | 3.1 | 3.3 | 3.5 | V |
| Quiescent Current Pad Supply | IVDD | | | | 5 | mA |
| Operating Temperature | дамв | | -40 | | 85 | °C |
| Thermal Resistance Case | ປີJC_QFN48 | Junction to Case; QFN48 | | 0.5 | | °C/W |
| Thermal Resistance Ambient | ປີJA_QFN48 | Junction to Ambient; QFN48 | | 29 | | °C/W |
| Thermal Resistance Case | ϑJC_QFN24 | Junction to Case; QFN24 | | 2.7 | | °C/W |
| Thermal Resistance Ambient | ϑJA_QFN24 | Junction to Ambient; QFN24 | | 43 | | °C/W |
| | | 4.2 IO-LINK CHANNE | LS | | | |
| Permissible Voltage Range | Vcq | | -0.3 | | VCC+ 0.3 | V |
| Load or Discharge Current | | can be disabled; see 5.7.17 | | 10 | 15 | mA |
| DC Driver Current 'H' | Ісан | | | | 300 | mA |
| DC Driver Current 'L' | | | | | 300 | mA |
| Residual Voltage 'H' | VRESH | Voltage drop at ICQH_MAX | | | 3 | V |
| Residual Voltage 'L' | VRESL | Voltage drop at ICQL_MAX | | | 3 | V |
| Output Peak Current 'H' | Іреакн | Duration tPEAK = 1 ms | 0.5 | 1 | | Α |
| Output Peak Current 'L' | IPEAKL | Duration tPEAK = 1 ms | 0.5 | 1 | | Α |
| Capacitive Load | CLOAD | | | 1 | | nF |
| Output Driver Rise Time | trise | C _{NOM} =1 nF | | | 300 | ns |
| Output Driver Fall Time | tFALL | C _{NOM} =1 nF | | | 300 | ns |
| Break Before Make Delay | tввм | | | | 50 | ns |
| Input Detection Time 'H' | t _{DETH} | | | | 300 | ns |
| Input Detection Time 'L' | t DETL | | | | 300 | ns |
| Input Threshold 'H' | VTHH_IOL | IO-Link mode; see 5.7.17 | 10.5 | | 13 | V |
| Input Threshold 'L' | V _{THL_IOL} | IO-Link mode; see 5.7.17 | 8 | | 11.5 | V |
| Hysteresis input threshold | V _{HYS_IOL} | IO-Link mode; see 5.7.17 | | 2 | | V |
| Input Threshold 'H' | V _{THH_RAT} | Ratiometric mode; see 5.7.17 | 0.55 VCC | | | V |

Table 3 - Electrical Parameters

CREATIVE CHIPS GmbH

CCE4510

IO-Link Master ASIC with integrated Frame Handler

| Parameter | Symbol | Conditions | Min | Тур | Max | Uni |
|--------------------------------|-----------------------|--------------------------------|---------|------------|-------------|-----|
| Input Threshold 'L' | VTHL_RAT | Ratiometric mode; see 5.7.17 | | | 0.4 VCC | V |
| Hysteresis input threshold | VHYS_RAT | Ratiometric mode; see 5.7.17 | | 0.0125 VCC | | V |
| | | 4.3 NMOS GATE DRIVE | RS | | | |
| On Switching Time | t _{GATE_ON} | C _{GATE} = 1 nF | | 1 | | ms |
| Off Switching Time | tgate_off | C _{GATE} = 1 nF | | 10 | | μs |
| Output Voltage | V _{GATE} | VCC ≥ 15 V | VCC+4 | | VCC+8 | V |
| External Capacitance | C _{GATE} | | | 1 | | nF |
| Transistor Leakage Current | Itgsl | Gate to Source (external NMOS) | | | 1 | μA |
| | | 4.4 OSCILLATOR | | | | |
| Frequency | fosc | External crystal | | 14.7456 | | MH: |
| Startup Time | tosc start | | | 30 | | ms |
| Rise Time | tosc rise | | | 5 | | ns |
| Fall Time | tosc fall | | | 5 | | ns |
| CLK Pin Driving Capability | C _{OUT_MAX} | | | | 15 | pF |
| 5 1 3 | | 4.5 DIGITAL PADS | | | | |
| Input Voltage 'H' | VINH | | 0.7 VDD | | | V |
| Input Voltage 'L' | VINL | | | | 0.3 VDD | V |
| Input Hysteresis | VINE | | | 340 | | m۷ |
| Input Capacitance | CiN | | | 5 | | pF |
| Input Leakage Current | | No pull-up/pull-down | -1 | | 1 | μΑ |
| Output Voltage 'H' | VOUTH | | 0.8 VDD | | • | V |
| Output Voltage 'L' | VOUTL | | 0.0 100 | | 0.4 | V |
| Output Leakage Current | IOLEAK | Tri-State active | | | 1 | μA |
| Output Capacitance | COUT | | | 5 | 1 | pF |
| Output Driving Current | Іонт | | 6 | 5 | | mA |
| Weak Pull-Up Current | Ін | V _{IN} = 0V | 0 | -30 | | μΑ |
| Weak Pull-Down Current | | V _{IN} = VDD | | 30 | | μΑ |
| | | 6 SERIAL PERIPHERAL INT | FREACE | 00 | | μ |
| SPI Clock Frequency | f _{SPI} | | 1 | | 20 | MH |
| SPI Clock Period | tspi CLK | | 50 | | 1000 | ns |
| SPI Start Clock after Select | tspi_clk | | 25 | | 1000 | ns |
| SPI End of Select after Clock | tspi e | | 25 | | | ns |
| SPI Idle between Access | tspi_E | | 100 | | | ns |
| ST The between Access | LSPI_I | 4.7 CURRENT SENSIN | | | | 115 |
| Ext. Short Detection Thresh. | Vere en | 4.7 CORRENT SENSIN | 180 | 205 | 230 | m۷ |
| Ext. Short Detection Current | V _{EXT_SD} | R _{SHUNT} = 500 mΩ | 380 | 415 | 450 | mA |
| Int. Short Detection Current | IEXT_SD | RSHUNT - 500 III2 | 300 | 350 | 400 | |
| Driver Overload Detection Time | INT_SD | Configurable: and E 7.2 | 0.1 | 330 | 6.4 | mA |
| | | Configurable; see 5.7.3 | | | | ms |
| Driver Overload Polling Time | | Configurable; see 5.7.3 | 0.1 | | 6400 336 | ms |
| Short Circuit Detection Time | tSHORTDET | Configurable; see 5.7.4 | | | 330 | ms |
| Min Voltage Mariter Threet | | 4.8 MONITORING THRESH | OLDS | 7 5 | | 14 |
| Min. Voltage Monitor Thresh. | VCC _{OK_MIN} | | | 7.5 | | V |
| Max. Voltage Monitor Thresh. | VCC _{OK_MAX} | | | 34 | | V |
| Voltage Monitor Hysteresis | VCCok_Hyst | | | 0.6 | 450 | V |
| Temperature Monitor Thresh. | ੈ।NT | | | 125 | 150 | °C |
| Temperature Monitor Hysteresis | ϑINT_HYST | | | 10 | | °C |
| | | 4.9 LEDS | | | | |
| LED Permissible Voltage Range | VLED | | -0.3 | | VDD+ 0.3 | V |
| LED Current 5 mA | ILED_5MA | | 4.5 | | 5.5 | mA |
| LED Current 10 mA | LED_10MA | | 9 | | 11 | mA |
| LED Sequence Bits | BITSLED | Configurable; see 5.7.15 | | 8 | | Bit |
| Bit high hold time | thldl | Configurable; see 5.7.16 | 50 | | 800 | ms |
| Bit low hold time | thldh | Configurable; see 5.7.16 | 50 | | 800 | ms |

5 FUNCTIONAL DESCRIPTION

5.1 CLOCKING

The IC is clocked by connecting an external 14.7456 MHz quartz at the XTAL1 and XTAL2 pins.

It is possible to daisy chain or directly connect multiple CCE4510 chips to the CLK pin for clocking. The CLK pin is then connected to the XTAL1 pin of the other chip(s). Clock feed through is enabled by default and can be disabled by pulling the CLK_EN pin high.

References: Oscillator, Pin Descriptions

5.2 OPERATIONAL MODES

There are three possible operational modes for each CCE4510 IO-Link Channels - Standard I/O, UART and Frame Handler Mode. The channel mode can be configured in the MODE register.

5.2.1 Standard I/O (SIO)

If a channel is configured in the Standard I/O Mode, the mode of the output stage is freely configurable.

The SIO register allows the user to choose between a N, P or Push-Pull driving mode via the DRV bits. The TXEN and TXD bits of this register enable direct control over the output driver. The RXD bit in the MISO Status Nibble reflects the current state of the CQ pin.

In this mode, it is also possible to control and observe the channel using the TXEN, TXD and RXD pins. The corresponding pin and register values get logically ORed. Therefore either the unused pin or register values should be zero, to allow control via the desired interface.

Since the sense of TXD to CQ is inverted, it is possible to connect a standard microcontroller UART interface with a high idle state to the TXD/RXD pins.

References: SIO1/2, MISO Status Nibble, Pin Descriptions

5.2.2 UART

If a channel is configured in UART Mode, the output stage is set into Push-Pull Mode and the output cannot be controlled via the SIO register or the external pins. It is required to define the used COM speed in the MODE register.

By default, the channel will listen for incoming UART transactions at the CQ pin. If a character is received, an interrupt is triggered and the data can be read back from the UART register. A transaction is started by writing the data to the UART register.

The received UART data is not buffered. Receiving multiple characters, while not reading them back, causes data loss. This will be indicated by the OFLW bit in the MISO Status Nibble.

References: UART1/2, MODE1/2, MISO Status Nibble

5.2.3 Frame Handler

The Frame Handler Mode extends the UART interface. Like in UART mode, the output stage is set into Push-Pull Mode and the output cannot be controlled via the SIO register or the external pins. It is required to define the used COM speed in the MODE register.

It mostly automates the transaction of frames, defined by the IO-Link protocol. Therefore an automated CRC check for incoming and an automated CRC computation for outgoing messages is integrated. The frame handler will also monitor the specified timing constraints and takes care to comply with them as well.

5.2.3.1 Configuration

The operational mode as IO-Link Master or Device can be set via the MAS bit in the FHC register. This register also allows the user to relax the timeout detection or to disable the automatic CRC computation.

The master and device message lengths of each frame are influenced by the OD, MPD and DPD registers, but are also depending on the access type, addressed channel and frame type which are defined in the second byte of each IO-Link frame. FT0 frames always use one byte on-request data. FT1 frames use the MPD or DPD lengths, if the address channel is the Process Data Channel, otherwise the OD length is used. FT2 frames always use the MPD, DPD and OD lengths.





Figure 4 - Frame Lengths


References: FHC1/2, OD1/2, MPD1/2, DPD1/2

5.2.3.2 Master Mode

If configured as master, the frame handler waits for the user to write the complete message data into the frame buffer via the FHD register. This can be done by multiple SPI transactions or by a single bulk SPI transaction. By default, writing the last byte of a message into the buffer will start the transaction and the message CRC is automatically generated. If the automatic CRC feature is disabled, the transaction will start immediately after the first byte is written into the frame buffer. There is also the possibility to start a new frame transaction with respect to the defined cycle time in the CYCT register or even synchronizing various CCE4510 IO-Link channels using the sophisticated synchronization mechanism.

If a frame was transmitted successfully, the frame handler will start listening for any incoming device data and triggers an interrupt after a part or the complete device message is received. The interrupt behavior can be modified using the IMSK and TRSH register. Parity or checksum errors during the transaction will be indicated by the MISO Status Nibble. The received data can be read back via the FHD register by multiple SPI transactions or single/multiple bulk SPI transactions.





References: Additional IO-Link Features, Serial Peripheral Interface, Interrupt Masking, FHD1/2

5.2.3.3 Device Mode

Configured as device, the frame handler listens for incoming master transactions and triggers an interrupt, if a part or the complete device message is received. The interrupt behavior can be modified using the IMSK and TRSH register. Parity or checksum errors during the transaction will be indicated by the MISO status nibble. The received data can be read back via the FHD register by multiple SPI transactions or single/multiple bulk SPI transactions.

After successfully receiving an incoming master message, the frame handler waits for the user to write the complete message data into the frame buffer via the FHD register. This can be done by multiple SPI transactions or by a single bulk SPI transaction. The transaction always starts immediately after the first byte is written into the frame buffer.




Figure 6 - Device Mode Sequence

References: Additional IO-Link Features, Serial Peripheral Interface, FHD1/2

5.2.3.4 Skip and Reset Function

It is possible to reset the frame handler or skip an invalid frame from any state. This can be done by writing one to the RST or the SKIP bit of the FHC register.

Skipping a frame causes the frame handler to ignore the rest of an incoming message, without triggering any additional interrupt. A soft reset is done after receiving the rest of invalid message or if a timeout was detected. Skipping a frame has no effect on the cycle timer.

Resetting a frame will immediately reset the frame handler into its idle state and also causes a reset of the cycle timer.

References: FHC1/2

5.3 INTERRUPT HANDLING

The chips utilizes two modes of interrupt handling. The active mode can be switched with the IMODE bit in the INT register. Interrupt Mode 1 is active by default.

5.3.1 Mode 1

Interrupts are triggered on rising edges of the WURQ, RXRDY, TXRDY or TOUT bits in the SPI Status. If CQ is configured as input in SIO mode, interrupts are also triggered on any edge of the RXD bit.

Changes of the STATE bits in the SPI Status also trigger interrupts depending on the IMSK register settings. Trigger conditions can be the start of frame transmission or reception or reaching a defined fill level of the buffer. An interrupt is always triggered after a frame is completely received.

Another trigger condition is any change of values in the STAT register. This is why the microcontroller should *always* deal with an interrupt by reading back the STAT register.

The interrupt is cleared while reading the status register.

References: MISO Status Nibble, STAT, IMSK1/2

5.3.2 Mode 2

The interrupt triggering conditions are the same as described in Interrupt Mode 1. Mode 2 differs in the way how interrupts are handled.

First, the interrupt origin can be determined by reading the INT register. The interrupt then needs to be actively cleared by the user. This is done by writing a one to the appropriate bit ISTAT, ICH1 or ICH2 in the INT register.

The INTX pin will remain in its active state until all interrupts are cleared.

References: MISO Status Nibble, STAT, INT, IMSK1/2

5.3.3 Interrupt Masking

To reduce the amount of triggered interrupts in frame handler mode, the user can deactivate the triggering of interrupts at certain conditions in the IMSK register. All frame handler interrupts are listed in Table 4.

| Interrupt | Name | Description |
|-----------|--------------------------------|--|
| SOT | Start of Transaction Interrupt | Triggers when the chip starts transmitting its message |
| SOR | Start of Reception Interrupt | Triggers as soon as the chip starts receiving a message |
| LVL | Message Level Interrupt | Triggers if a defined amount of buffered characters is reached |
| MSG | End of Message Interrupt | Triggers after the last character of a message was received |
| CYCT | Cycle Time Interrupt | Triggers when the configured cycle time has passed |

| Table 4 - | Frame | Handler | Interrupts |
|-----------|--------|----------|------------|
| Tuble I | riunic | rianater | michapis |

The MSG interrupt is always active. By default, all other interrupts are masked. If the LVL interrupt is active, an interrupt will be triggered if the input buffer reaches a defined fill level. The current amount of buffered characters can be queried in the BLVL register. The threshold for buffered characters which triggers the LVL interrupt is configured in the TRSH register.




Figure 7 - Interrupt Trigger Positions

It is also possible to mask the short detected (SD) interrupt of the STAT register. Otherwise an interrupt gets triggered as soon as a short is detected.

References: Frame Handler, IMSK1/2

5.4 **PROTECTION FEATURES**

The CCE4510 IO-Link Master ASIC integrates various features to protect the IO-Link master and connected IO-Link devices. Different configuration options allow the user to take individual safety measures and to prevent damage.

5.4.1 Current Sensing

5.4.1.1 Internal/External Mode

There are two possible methods implemented to detect a high load at the IO-Link supply voltage – an internal and an external current sensing mechanism. Both mechanisms cannot be active at the same

CREATIVE CHIPS GmbH

time. The user has to choose, which one should be used for each channel. The current sensing mode is configured by the SDINT bit in the CFG register. The SD bit in the STAT register and the SDX pins always reflect the current sensing state.

The internal current sensing mechanism does not need any external circuitry to work, but has the limitation to only detect currents I_{MHS} and I_{MLS} at the CCE4510 CQ pin with a fixed current threshold. High currents I_{DEV} from a connected device cannot be detected. Therefore the short protection feature for devices is not feasible in this mode. However the usage of an external NMOS transistor is still possible.

The external current sensing can detect high currents I_{MHS} and I_{MLS} at the CQ pin and I_{DEV} of a connected device. External shunts with a typical resistance of 0.5 Ω need to be applied for a current threshold of 400 mA. It is possible to adjust the high current detection threshold by changing the shunts resistance value. The voltage drop over the shunt is defined with 200 mV. Current sensing over a shunt and an external NMOS transistor allow the usage of the short protection feature.




Figure 8 - High Current Detection

References: Current Sensing, Application Notes, CFG1/2

5.4.1.2 Overload/Short Protection

The Overload Protection protects master and device from high loads at the channel output CQ. The output driver of a channel is automatically disabled if high currents are detected for a time > $t_{OVLDDET}$. The channel stays disabled and gets re-enabled after a time $t_{OVLDDIS}$. If the high load at CQ still persists, the channel will be disabled again. This high current polling reduces the power dissipation of the chip and reduces the risk of overheating. The feature can be used in conjunction with the internal and external current sensing. Timing is configured in the OVLD register. It is also possible to disable this feature.

The short protection feature detects shorted or defective devices and disables their power supply, if NMOS transistors are used for power supply switching. If a high current is detected for a time > $t_{SHRTDIS}$, the gate driver gets disabled and the device is powered down. The gate driver stays disabled, but can be switched on again manually by the user. The feature can only be used in conjunction with the external current sensing. Timing is configured in the SHRT register.




Figure 9 - Overload/Short Protection Timing

IO-Link Master ASIC with integrated Frame Handler

The current state of the channel (CDIS) and the gate driver (GEN) is always reflected in the STAT register.

The IO-Link specification allows high currents while powering on a device. To avoid automatic disabling of the gate driver during power-on, $t_{SHRTDIS}$ should be configured > 50 ms. Time can be reduced again after the power-on phase.

References: OVLD1/2, SHRT1/2, STAT

5.4.2 Voltage/Temperature Monitoring

The chip is equipped with a voltage monitor that observes the VCC supply voltage of the chip and a temperature monitor which observes the die temperature. By default, the chip is configured to automatically disable all channels if the die temperature is too high or the VCC supply voltage is out of range.

The monitor states can be read back from the PROT register. The automatic protection feature is also controlled via the PROT register.

References: Monitoring Thresholds, PROT

5.5 ADDITIONAL IO-LINK FEATURES

5.5.1 Automated Wake-Up

The automated wake-up procedure is started, if the chip is configured in SIO mode and a one is written to the WURQ bit in the SIO register and. If the procedure is active, the WURQ bit is set to one and can be aborted by writing a one the WURQ bit.

During the procedure, the chip is set into frame Handler mode and runs the wake-up procedure which complies to the IO-Link standard (IO-Link Spec v1.1, 7.3.2.2). After the procedure is finished, an interrupt is triggered and the chip stays in IO-Link mode. If a timeout is indicated, the procedure failed. Otherwise the chip is configured and the detected COM mode can be read back using the CFG register.

References: MODE1/2, SIO1/2

5.5.2 Cycle Timer

A cycle timer is available for channels configured as frame handler in master mode. It enables the user to comply with the configured IO-Link cycle times without further effort. The cycle time is set up in the CYCT register. The format of this register resembles the defined structure in the IO-Link.

It is possible to configure cycle times that are shorter than 400 μ s. Although this is not recommended, since the standard states 400 μ s as minimum cycle time (IO-Link Spec v1.1, A.3.7). If the register is zero, the cycle timer gets disabled.

When the cycle timer is active, a new master message transaction will not start until the configured cycle time has passed. If the cycle time is over and no new data is available to start the message transaction, the EOC bit in the MISO Status Nibble will indicate the end of a cycle.

It is possible to reset the frame handler without resetting the cycle timer by triggering a soft reset, using the SKIP bit in the FHC register. The cycle timer will be reset together with the frame handler when a hard reset is triggered using the RST bit in the FHC register.

References: CYCT1/2, MISO Status Nibble, FHC1/2

5.5.3 Channel Synchronization

The CCE4510 provides a synchronization feature that can be enabled by the SYNC bit in the FHC register. If enabled, TXD (SYNC) and RXD (CYCT) pins are used for synchronization purposes and do not have their default behavior in frame handler mode.

The CYCT pins indicate if the cycle time has passed with a high level. It is also possible to enable the cycle time interrupt for a channel over the CYCT bit in the IMSK register. If this interrupt is enabled the TOUT bit in the MISO Status Nibble is also used to indicate the end of a cycle.

The channels will wait for start of transmission until a configured cycle time has passed, the output buffer is filled and the SYNC pin is toggled or a synchronization request is triggered over the SYNC register. This requests can be broadcasted to different chips, specifically triggering different channels on each chip by using the SMSK register. This gives a fine granularity for synchronizing channels, even over multiple chips.

| Chip | MODE1/2 | FHC1/2 | CYCT1/2 | SMSK | |
|------|-------------|-------------|-------------|------|--|
| IC1 | 0h0A / 0h0A | 0h0E / 0h0E | 0h14 / 0h00 | 0h09 | |
| IC2 | 0h0A / 0h0A | 0h0E / 0h0E | 0h14 / 0h00 | 0h09 | |
| IC3 | 0h0A / 0h0A | 0h0E / 0h06 | 0h00 / 0h00 | 0h04 | |

Table 5 - Sample Configuration

As an example we have three CCE4510 chips with the configurations from Table 5. If we broadcast a synchronization request via SPI by writing a one to the ST1 bit in the SYNC register, channel 1 from IC1 and IC2 will start their transaction as soon as the configured cycle time has passed. If we write a one to the ST2 bit of the sync register, channel 2 of IC1 and IC2 and channel 1 of IC3 will start their transaction immediately.

References: SMSK, SYNC, Pin Descriptions

5.5.4 LED Drivers

The chip integrates a LED driver for each of the two channels. The LEDs are controlled by the LSEQ and LHLD registers. There are various ways of influencing the timing of a blinking sequence. It is also possible to synchronize the LED blinking sequences over each channel or various chips. This is done by writing one to the SYNC registers PRE and LED bits. The user can choose between two driver strengths of 5 mA or 10 mA using the ILED bit in the CFG register.

As an example, writing LSEQ 0hCC and LHLD 0h80 will resemble the specified blinking sequence for channels that operate in IO-Link mode, starting with the "LED off" state (IO-Link Spec v1.1, 10.9.3).





Figure 10 - IO-Link LED Timing

 $t_{HLDL} = 50 \text{ ms} + 50 \text{ ms} * \text{HLDL} = 50 \text{ ms}$ $t_{OFF} = 2 * t_{HLDL} = 100 \text{ ms}$ $t_{HLDH} = 50 \text{ ms} + 50 \text{ ms} * \text{HLDH} = 450 \text{ ms}$ $t_{ON} = 2 * t_{HLDH} = 900 \text{ ms}$ References: FHC1/2, LSEQ1/2, LHLD1/2, SYNC

5.6 SERIAL PERIPHERAL INTERFACE

5.6.1 Transaction Format

The CCE4510 is configured as SPI slave and uses the CPOL=0, CPHA=0 configuration. During each transaction, a minimum number of two bytes must be transferred. For bulk access to the frame handler buffers via the FHD1/2 registers, n bytes can be transferred. The first byte after a falling SSX edge reflects always the current state of the two channels. The format depends on the configured modes.



CREATIVE CHIPS GmbH

CCE4510

IO-Link Master ASIC with integrated Frame Handler

5.6.4 MISO Status Nibble

| | Name | | STAT Bit 3 | STAT Bit 2 | STAT Bit 1 | STAT Bit 0 | | | |
|----------|------------|--------------|------------------------------|-------------------|------------|------------|--|--|--|
| Sta | andard I/O | C | WURQ | RXD | TXEN | TXD | | | |
| | UART | | OFLW | RXERR | RXRDY | TXRDY | | | |
| Frar | ne Handl | er | TOUT/EOC | | STATE | 1 | | | |
| TXD | | Current ch | annel output valu | | | | | | |
| IND | 0b0 | | driven high | ue | | | | | |
| | 0b0 | Channel is | Ų | | | | | | |
| TXEN | 001 | | itput enable state | | | | | | |
| IXEN | 0b0 | | iver is disable | • | | | | | |
| | 0b0 | | iver is enabled | | | | | | |
| RXD | 001 | | annel input value | _ | | | | | |
| IN D | 0b0 | | put is driven high | • | | | | | |
| | 0b0 | | put is driven low | | | | | | |
| WURQ | 001 | | oulse indicator | | | | | | |
| Worke | 0b0 | | p pulse is detected | 4 | | | | | |
| | 0b0 | | ulse is detected | A | | | | | |
| TXRDY | 001 | | smit state indicat | tor | | | | | |
| TANDI | 0b0 | TX is busy | Shint State mulca | | | | | | |
| | 060 0b1 | | y for transmission | | | | | | |
| RXRDY | 001 | | UART receive state indicator | | | | | | |
| INAL DI | 0b0 | RX is busy | | | | | | | |
| | 0b0 | | y for receiving | | | | | | |
| RXERR | 001 | | parity error | | | | | | |
| | 0b0 | | ror detected | | | | | | |
| | 0b1 | parity error | | | | | | | |
| OFLW | 001 | | overflow indicato | r | | | | | |
| | 0b0 | no data ov | erflow detected | - | | | | | |
| | 0b1 | | ow is detected, byt | e is lost | | | | | |
| STATE | | | ne current frame l | | | | | | |
| | 0b000 | Idle | | | | | | | |
| | 0b001 | | on output required | | | | | | |
| | 0b010 | | on active; no furthe | r output required | | | | | |
| | 0b011 | | on active; further o | | | | | | |
| | 0b100 | receiving a | | | | | | | |
| | 0b101 | | ctive; new input av | vailable | | | | | |
| | 0b110 | | ctive; message err | | | | | | |
| | 0b111 | | | oneous; new input | available | | | | |
| TOUT/EOC | | | eout / End of cycl | | | | | | |
| | 0b0 | | detected / cycle tir | | | | | | |
| | 0b1 | | ected / cycle time | | | | | | |

5.7 REGISTER DESCRIPTIONS

5.7.1 Register Overview

| Address | Name | Description | Access |
|-----------|-------|---------------------------------|--------|
| 0x00-0x1F | - | reserved | - |
| 0x20 | MODE1 | Channel 1 – Mode | R/W |
| 0x21 | OVLD1 | Channel 1 – Overload Protection | R/W |
| 0x22 | SHRT1 | Channel 1 – Short Protection | R/W |
| 0x23 | SIO1 | Channel 1 – SIO Control | R/W |
| 0x24 | UART1 | Channel 1 – UART Data | R/W |
| 0x25 | FHC1 | Channel 1 – FH Control | R/W |
| 0x26 | OD1 | Channel 1 – On-Request Length | R/W |
| 0x27 | MPD1 | Channel 1 – Master PD Length | R/W |
| 0x28 | DPD1 | Channel 1 – Device PD Length | R/W |
| 0x29 | CYCT1 | Channel 1 – Cycle Time | R/W |
| 0x2A | FHD1 | Channel 1 – FH Data | R/W |
| 0x2B | BLVL1 | Channel 1 – FH Buffer Level | R |
| 0x2C | IMSK1 | Channel 1 – Interrupt Masking | R/W |
| 0x2D | LSEQ1 | Channel 1 – LED Sequence | R/W |
| 0x2E | LHLD1 | Channel 1 – LED Hold Times | R/W |
| 0x2F | CFG1 | Channel 1 – Configuration | R/W |
| 0x30 | TRSH1 | Channel 1 – Threshold Level | R/W |
| 0x31-0x3F | - | reserved | - |
| 0x40 | MODE2 | Channel 2 – Mode | R/W |
| 0x41 | OVLD2 | Channel 2 – Overload Protection | R/W |
| 0x42 | SHRT2 | Channel 2 – Short Protection | R/W |
| 0x43 | SIO2 | Channel 2 – SIO Control | R/W |
| 0x44 | UART2 | Channel 2 – UART Data | R/W |
| 0x45 | FHC2 | Channel 2 – FH Control | R/W |
| 0x46 | OD2 | Channel 2 – On-Request Length | R/W |
| 0x47 | MPDL2 | Channel 2 – Master PD Length | R/W |
| 0x48 | DPDL2 | Channel 2 – Device PD Length | R/W |
| 0x49 | CYCT2 | Channel 2 – Cycle Time | R/W |
| 0x4A | FHD2 | Channel 2 – FH Data | R/W |
| 0x4B | BLVL2 | Channel 2 – FH Buffer Level | R |
| 0x4C | IMSK2 | Channel 2 – Interrupt Masking | R/W |
| 0x4D | LSEQ2 | Channel 2 – LED Sequence | R/W |
| 0x4E | LHLD2 | Channel 2 – LED Hold Times | R/W |
| 0x4F | CFG2 | Channel 2 – Configuration | R/W |
| 0x50 | TRSH2 | Channel 2 – Threshold Level | R/W |
| 0x51-0x5F | - | reserved | - |
| 0x60 | STAT | IC Status | R |
| 0x61 | SMSK | Channel Synchronization Masks | R/W |
| 0x62 | SYNC | Synchronization Triggers | W |
| 0x63 | PROT | Channel Protection | R/W |
| 0x64 | INT | Interrupt Register | R/W |
| 0x65-0x6F | - | reserved | - |
| 0x70 | REV | Revision Code | R |
| 0x71-0x7F | - | reserved | - |

Table 6 - Register Overview

CCE4510

IO-Link Master ASIC with integrated Frame Handler

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------------|---------------------------|--|--|--|----------------------|------------------------|---------------------|----------------|
| Name | | Rese | erved | | CO | М | MO | DE |
| Access | | | - | | R/\ | Ν | R/ | W |
| | | | | | | | Default | :0b0000000 |
| MODE | 01.00 | | | peration mode | | | | |
| | 0b00 0b01 | Standard I/ | 0 | | | | | |
| | 0b01 0b10 | Frame Han | dlar | | | | | |
| | 0b10 0b11 | reserved | ulei | | | | | |
| СОМ | 1100 | | | munication sp | hood | | | |
| 001 | 0b00 | Disabled | | internetation 3 | | | | |
| | 0b00 | COM1 – 4.8 | 8 kBd | | | | | |
| | 0b10 | COM2 – 38 | | | | | | |
| | 0b11 | COM3 – 23 | | | | | | |
| .7.3 OVI | | | | | | | | |
| Bit | 7 | 0x21/0x41) 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | ŀ | ADIS | | | MU | LT | | |
| Access | | R/W | | | R/ | N | | |
| L | | | | | | | Default | ::0b100000 |
| ADIS | | Channel o | verload prot | ection mode | | | | |
| ABIO | 0b00 | Disabled | reneda pret | | | | | |
| | 0b00 | | ACTOR=10 | | | | | |
| | 0b10 | | ACTOR=100 | 1 | | | | |
| | 0b11 | | ACTOR=100 | | | | | |
| MULT | | Multiplier f | or overload | detection/disa | able time | | | |
| | 0-63 | Multiplier va | | | | | | |
| | | | | NOTE disabling the | nis feature m | nay cause dam | age to master | and/or dev |
| | | | | | | | | |
| | | | | | | | $100 \ \mu s + 100$ | |
| 74 545 |)T1/2 (0 | v22/0v42) | | | | | | |
| .7.4 SHF Bit | RT1/2 (0 7 | x22/0x42) 6 | 5 | 4 | 3 | | | |
| | 7 | | | 4 | 3 | tov. | DDIS = tOVLDDE | T * FACTO |
| Bit | 7 | 6 | | 4 | | tovı 2 LT | DDIS = tOVLDDE | T * FACTO |
| Bit Name | 7 | 6 BASE | | 4 | 3 | tovı 2 LT | DDIS = tovLDDE | ⊤ * FACT(0 |
| Bit Name Access | 7 | 6 BASE R/W | 5 | | 3 MU R/ | tovı 2 LT | DDIS = tovLDDE | T * FACTO |
| Bit Name | 7 | 6 BASE R/W Base/offse | 5 | 4 el short detecti ET is 100 µs; di | 3 MU R/i | tovi 2 LT N | DDIS = tovLDDE | ⊤ * FACT(0 |
| Bit Name Access | 7 B | 6 BASE R/W Base/offse BASE is 10 | 5 t for channe 0 µs; OFFSE | el short detect ET is 100 µs; di | 3 MU R/i | tovi 2 LT N | DDIS = tovLDDE | ⊤ * FACT(0 |
| Bit Name Access | 7 B 0b00 | 6 BASE R/W Base/offse BASE is 10 BASE is 40 | 5 t for channe 0 µs; OFFSE 0 µs; OFFSE | el short detect ET is 100 µs; di | 3 MU R/i | tovi 2 LT N | DDIS = tovLDDE | ⊤ * FACT(0 |
| Bit Name Access | 7 E 0b00 0b01 | 6 BASE R/W BASE is 10 BASE is 40 BASE is 1.6 | 5 t for channe 0 µs; OFFSE 0 µs; OFFSE 5 ms; OFFSE | el short detect ET is 100 µs; di ET is 6.8 ms | 3 MU R/i | tovi 2 LT N | DDIS = tovLDDE | ⊤ * FACT(0 |
| Bit Name Access | 7 0b00 0b01 0b10 | 6 BASE R/W BASE is 10 BASE is 40 BASE is 1.6 BASE is 3.2 | 5 t for channe 0 µs; OFFSE 0 µs; OFFSE 6 ms; OFFSE 2 ms; OFFSE for short def | el short detect ET is 100 µs; di ET is 6.8 ms ET is 33.6 ms ET is 134.4 ms | 3 MU R/i | tovi 2 LT N | DDIS = tovLDDE | ⊤ * FACT(0 |

 $t_{SHRTDET} = OFFSET + BASE * MULT$

CCE4510

IO-Link Master ASIC with integrated Frame Handler

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--|--|--|--|---|--|-----------------|-----------------|------------------|
| Name | WURQ | | reserved | | DF | ₹V | TXEN | TXD |
| Access | R/W | | - | | R/ | W | R/W | R/W |
| | | | | | | | Defaul | t:0b0000110 |
| | | | | | | | | |
| TXD | | Driver outp | | | | | | |
| | 0b0 | Drive CQ h | | | | | | |
| TVEN | 0b1 | Drive CQ lo | | | | | | |
| TXEN | 050 | Driver outp | | | | | | |
| | 0b0 0b1 | Disable out | | | | | | |
| DRV | UDT | Enable out | | | | | | |
| DRV | 0b00 | Driver outp | | | | | | |
| | 0b00 0b01 | Multiplier va N-Mode | alue | | | | | |
| | 0b01 0b10 | P-Mode | | | | | | |
| | 0b10 0b11 | Push-Pull | | | | | | |
| WURQ | 0011 | | automated v | vako-un nro | ocedure | | | |
| WORK | 0b0 | | wake-up is no | | | arte procedu | ro | |
| | 0b0 0b1 | | wake-up is ru | | | | | |
| | 001 | , latomatoa | nano apio la | , mig, min | ig ob i abolia | procedure | | |
| | - | x24/0x44) | | | | | | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | | | | DA | T۸ | | | |
| | | | | DA | IA | | | |
| Access | | | | R/ | | | | |
| Access | | | | | | | Defaul | t:05000000 |
| L | | | | R/ | W | | Defaul | t:0b000000 |
| Access DATA | | | ransmitted v | R/ alue over U | W ART | | Defaul | t:0b0000000 |
| L | 0-255 | | ransmitted va | R/ alue over U | W ART | | Defaul | t:0b000000 |
| DATA | | read returns | | R/ alue over U | W ART | | Defaul | t:0b000000 |
| DATA | 0-255 C1/2 (0x2 7 | read returns | | R/ alue over U | W ART | 2 | Defaul | t:0b0000000 0 |
| DATA 7.7 FHC Bit | C1/2 (0x2 7 | read return: 25/0x45) 6 | s received val | R/ alue over U ue, write tra 4 | W ART nsmits value 3 | 2 | 1 | |
| DATA 7.7 FHC Bit Name | C1/2 (0x2 | read returns 25/0x45) 6 SKIP | s received val | R/ alue over U ue, write tra 4 | W ART nsmits value <u>3</u> SYNC | 2 MAS | 1 CRC | 0 TOUT |
| DATA 7.7 FHC Bit Name | C1/2 (0x2 7 RST | read return: 25/0x45) 6 | s received val | R/ alue over U ue, write tra 4 | W ART nsmits value 3 | 2 | 1 CRC R/W | 0 TOUT R/W |
| DATA 7.7 FHC Bit | C1/2 (0x2 7 RST | read returns 25/0x45) 6 SKIP | s received val | R/ alue over U ue, write tra 4 | W ART nsmits value <u>3</u> SYNC | 2 MAS | 1 CRC R/W | 0 TOUT R/W |
| DATA 7.7 FHC Bit Name | C1/2 (0x2 7 RST | read returns 25/0x45) 6 SKIP | s received val 5 reserv | R/ alue over U ue, write tra 4 | W ART nsmits value <u>3</u> SYNC | 2 MAS | 1 CRC R/W | 0 TOUT R/W |
| DATA 7.7 FHC Bit Name Access | C1/2 (0x2 7 RST | read returns 25/0x45) 6 SKIP W Timeout be | s received val 5 reserv - | R/ alue over U ue, write tra 4 | W ART nsmits value <u>3</u> SYNC | 2 MAS | 1 CRC R/W | 0 TOUT R/W |
| DATA 7.7 FHC Bit Name Access | C1/2 (0x2 7 RST W | read returns 25/0x45) 6 SKIP W Timeout be strict timeou | s received val 5 reserv - ehavior ut detection | R/ alue over U ue, write tra 4 /ed | W ART nsmits value <u>3</u> SYNC | 2 MAS | 1 CRC R/W | 0 TOUT R/W |
| DATA 7.7 FHC Bit Name Access | C1/2 (0x2 7 RST W | read returns 25/0x45) 6 SKIP W Timeout be strict timeour relaxed time | s received val 5 reserv - | R/ alue over U ue, write tra 4 /ed | W ART nsmits value <u>3</u> SYNC | 2 MAS | 1 CRC R/W | 0 TOUT R/W |
| DATA 7.7 FHC Bit Name Access TOUT | C1/2 (0x2 7 RST W | read returns 25/0x45) 6 SKIP W Timeout be strict timeour relaxed time Automatic | s received val 5 reservent ehavior ut detection eout detection | R/ alue over U ue, write tra 4 /ed | W ART nsmits value 3 SYNC R/W | 2 MAS R/W | 1 CRC R/W | 0 TOUT R/W |
| DATA 7.7 FHC Bit Name Access TOUT | C1/2 (0x2 7 RST W 0b0 0b1 | read returns 25/0x45) 6 SKIP W Timeout be strict timeour relaxed time Automatic | 5 reserved ehavior ut detection eout detection checksum ca | R/ alue over U ue, write tra 4 /ed | W ART nsmits value 3 SYNC R/W | 2 MAS R/W | 1 CRC R/W | 0 TOUT R/W |
| DATA 7.7 FHC Bit Name Access TOUT | C1/2 (0x2 7 RST W 0b0 0b1 0b0 | read returns 25/0x45) 6 SKIP W Timeout be strict timeou relaxed time Automatic disabled, se | 5 reserved ehavior ut detection eout detection checksum ca ending a mast | R/ alue over U ue, write tra 4 /ed | W ART nsmits value 3 SYNC R/W | 2 MAS R/W | 1 CRC R/W | 0 TOUT R/W |
| DATA 7.7 FHC Bit Name Access TOUT CRC | C1/2 (0x2 7 RST W 0b0 0b1 0b0 | read returns 25/0x45) 6 SKIP W Timeout be strict timeour relaxed time Automatic disabled, se enabled | s received val 5 reserved ehavior ut detection eout detection checksum ca ending a mast dler mode | R/ alue over U ue, write tra 4 /ed | W ART nsmits value 3 SYNC R/W | 2 MAS R/W | 1 CRC R/W | 0 TOUT R/W |
| DATA 7.7 FHC Bit Name Access TOUT CRC | C1/2 (0x2 7 RST W 0b0 0b1 0b0 0b1 | read returns 25/0x45) 6 SKIP W Timeout be strict timeour relaxed time Automatic disabled, se enabled Frame han | 5 reserved values reserved values reserved reserved reserved reserved reserved | R/ alue over U ue, write tra 4 /ed | W ART nsmits value 3 SYNC R/W | 2 MAS R/W | 1 CRC R/W | 0 TOUT R/W |
| DATA 7.7 FHC Bit Name Access TOUT CRC | C1/2 (0x2 7 RST W 0b0 0b1 0b0 0b1 0b0 | read returns 25/0x45) 6 SKIP W Timeout be strict timeou relaxed time Automatic disabled, se enabled Frame han slave mode master mode | s received val 5 reserved at detection eout detection checksum ca ending a mast dler mode | R/ alue over U ue, write tra 4 /ed h (+ 3 t _{BIT}) alculation her message | W ART nsmits value 3 SYNC R/W | 2 MAS R/W | 1 CRC R/W | 0 TOUT R/W |
| DATA 7.7 FHC Bit Name Access TOUT CRC MAS | C1/2 (0x2 7 RST W 0b0 0b1 0b0 0b1 0b0 | read returns 25/0x45) 6 SKIP W Timeout be strict timeou relaxed time Automatic disabled, se enabled Frame han slave mode master mode | 5 reserved values reserved values reserved reserved reserved reserved reserved | R/ alue over U ue, write tra 4 /ed h (+ 3 t _{BIT}) alculation her message | W ART nsmits value 3 SYNC R/W | 2 MAS R/W | 1 CRC R/W | 0 TOUT R/W |
| DATA 7.7 FHC Bit Name Access TOUT CRC MAS | C1/2 (0x2 7 RST W 0b0 0b1 0b0 0b1 0b0 0b1 | read returns 25/0x45) 6 SKIP W Timeout be strict timeour relaxed time Automatic disabled, se enabled Frame han slave mode master mode Channel sy disabled | s received val 5 reserved at detection eout detection checksum ca ending a mast dler mode | R/ alue over U ue, write tra 4 //ed n (+ 3 tыт) alculation ier message | W ART nsmits value 3 SYNC R/W | 2 MAS R/W | 1 CRC R/W | 0 TOUT R/W |
| DATA 7.7 FHC Bit Name Access TOUT CRC MAS | C1/2 (0x2 7 RST W 0b0 0b1 0b0 0b1 0b0 0b1 0b0 0b1 0b0 | read returns 25/0x45) 6 SKIP W Timeout be strict timeour relaxed time Automatic disabled, se enabled Frame han slave mode master mode Channel sy disabled | s received val 5 reserved at detection eout detection checksum ca ending a mast dler mode de ynchronizatic aster mode or | R/ alue over U ue, write tra 4 //ed n (+ 3 tыт) alculation ier message | W ART nsmits value 3 SYNC R/W | 2 MAS R/W | 1 CRC R/W | 0 TOUT R/W |
| DATA 7.7 FHC Bit Name Access TOUT CRC MAS SYNC | C1/2 (0x2 7 RST W 0b0 0b1 0b0 0b1 0b0 0b1 0b0 0b1 0b0 | read returns 25/0x45) 6 SKIP W Timeout be strict timeour relaxed time Automatic disabled, se enabled Frame han slave mode master mode master mode channel sy disabled enabled; m Skip a fram | s received val 5 reserved at detection eout detection checksum ca ending a mast dler mode de ynchronizatic aster mode or | R/ alue over U ue, write tra 4 /ed n (+ 3 t _{BIT}) alculation er message on | W ART nsmits value 3 SYNC R/W | 2 MAS R/W | 1 CRC R/W | 0 TOUT |
| DATA 7.7 FHC Bit Name Access TOUT CRC MAS SYNC | C1/2 (0x2 7 RST W 0b0 0b1 0b0 0b1 0b0 0b1 0b0 0b1 0b0 0b1 | read returns 25/0x45) 6 SKIP W Timeout be strict timeour relaxed time Automatic disabled, se enabled Frame han slave mode master mode master mode channel sy disabled enabled; m Skip a fram | s received val 5 reserved at detection eout detection checksum ca ending a mast dler mode de ynchronizatic aster mode or ne e handler with | R/ alue over U ue, write tra 4 /ed n (+ 3 t _{BIT}) alculation er message on | W ART nsmits value 3 SYNC R/W | 2 MAS R/W | 1 CRC R/W | 0 TOUT R/W |

CREATIVE CHIPS GmbH

CCE4510

IO-Link Master ASIC with integrated Frame Handler

| 5.7.8 OD | 1/2 (0x2 | 6/0x46) | | | | | | |
|------------|----------|---------------|--------------------------------------|-----------------------------|---------------|--------------|------------|--------------|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | | - | | LE | N | | - | - |
| Access | | | | R/ | W | | | |
| L | | | | | | | Defaul | t:0b00000001 |
| | | | | | | | Delau | 1.000000001 |
| LEN | 1-32 | | st Data leng in bytes; val | th lid values acc | ording to IO- | Link spec: 1 | , 2, 8, 32 | |
| 5.7.9 MP | D1/2 (0x | (27/0x47) | | | | | | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | | | | LE | N | | | |
| Access | | | | R/ | W | | | |
| L | | | | | | | Defaul | 4.0L0000000 |
| | | | | | | | Detaul | t:0b00000000 |
| LEN | | | cess Data I | ength | | | | |
| | 0-32 | data length | in bytes | | | | | |
| 5 7 40 DD | | 20 (0 40) | | | | | | |
| 5.7.10 DPI | - | - | _ | | - | - | | - |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | | | | LE | | | | |
| Access | | | | R/ | W | | | |
| | | | | | | | Defaul | t:0b00000000 |
| | | Davis Dav | Dete I | | | | 20100 | |
| LEN | 0-32 | data length | cess Data I | engtn | | | | |
| | 0-32 | uala lengin | in bytes | | | | | |
| 5.7.11 CYC | T1/2 (0 | x29/0x49) | | | | | | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | B | BASE | | - | MU | <u></u> | - | |
| Access | | R/W | | | | | | |
| 100000 | | | | | 10 | •• | | |
| | | | | | | | Detaul | t:0b00000000 |
| BASE | | Base/offse | t for cycle t | ime | | | | |
| | 0b00 | | | FSET; disabl | ed if MULT is | 0 | | |
| | 0b01 | | | ET is 6.4 ms | | | | |
| | 0b10 | | 6 ms; OFFSI | ET is 32 ms | | | | |
| | 0b11 | reserved | ar avala tim | | | | | |
| MULT | 0-63 | Multiplier va | or cycle tim | le | | | | |
| | 0-00 | Multiplier va | aiue | | | toyo = | OFFSET + B | ASE * MUL |
| | | | | | | .crc - | 0.102110 | |
| 5.7.12 FHC | 01/2 (0x | 2A/0x4A) | | | | | | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | | <u> </u> | . | | TA | <u> </u> | • | <u>v</u> |
| Access | | | | R | | | | |
| ALCESS | | | | Γ./ | * * | | | |
| | | | | | | | Defaul | t:0b00000000 |
| DATA | | Received/t | ransmitted | value over f | ame handle | r | | |
| | 0.055 | | | | | | | |
| | 0-255 | read returns | s buffed inpl | it data, write | buffers outpu | it data | | |

CCE4510

IO-Link Master ASIC with integrated Frame Handler

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--|--|---|--|---|--|---|---|----------------------------|
| Name | | | | | NT | | | |
| Access | | | | R | W | | | |
| | | | | | | | Defaul | t:0b000000 |
| FCNT | | Fill count of | frama han | dlar input h | uffor | | 2010101 | |
| FUNT | 0-64 | Fill count of current input | | - | ullei | | | |
| | 001 | our one input | | ount | | | | |
| .7.14 IM | SK1/2 (0x | 2C/0x4C) | | | | | | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | | reserved | | SD | SOR | SOT | CYCT | LVL |
| Access | | - | | R/W | R/W | R/W | R/W | R/W |
| | | | | | | | Defaul | t:0b000111 |
| | | | | | | | Delaul | 1.00000111 |
| LVL | 0b0 | Level interre | | r loval in daf | nod in corror | nonding TD | | |
| | 0b0 0b1 | enabled; inte disabled; no | | | | | orriegisters | |
| СҮСТ | 501 | Cycle time i | | anggorou | | | | |
| | 0b0 | enabled; inte | | gered after e | nd of cycle, o | only in maste | er mode | |
| | 0b1 | disabled; no | | | , | , | | |
| SOT | | Start of tran | amiaalan I | | | | | |
| | | otart or train | smission | nterrupt | | | | |
| | 0b0 | enabled; inte | | | rt of transmis | sion | | |
| | 0b0 0b1 | | errupt is trig | gered on sta | rt of transmis | sion | | |
| SOR | | enabled; inte disabled; no Start of rece | errupt is trige interrupt is eption inter | gered on sta triggered r rupt | | | | |
| SOR | | enabled; inte disabled; no | errupt is trige interrupt is eption inter | gered on sta triggered r rupt | | | | |
| | 0b1 | enabled; inte disabled; no Start of rece enabled; inte disabled; no | errupt is trig interrupt is eption inter errupt is trig interrupt is | gered on sta triggered rrupt gered on sta triggered | | | | |
| SOR SD | 0b1 0b0 0b1 | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec | errupt is trig interrupt is eption inter errupt is trig interrupt is tion interru | gered on sta triggered rrupt gered on sta triggered upt | rt of receptio | n | | |
| | 0b1 0b0 0b1 0b0 | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte | errupt is trig interrupt is eption inter errupt is trig interrupt is tion interru errupt is dire | gered on sta triggered rrupt gered on sta triggered upt ectly triggere | rt of receptio | n | sted | |
| | 0b1 0b0 0b1 | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec | errupt is trig interrupt is eption inter errupt is trig interrupt is tion interru errupt is dire | gered on sta triggered rrupt gered on sta triggered upt ectly triggere | rt of receptio | n | sted | |
| SD | 0b1 0b0 0b1 0b0 0b1 | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no | errupt is trig interrupt is eption inter errupt is trig interrupt is tion interru errupt is dire | gered on sta triggered rrupt gered on sta triggered upt ectly triggere | rt of receptio | n | sted | |
| SD .7.15 LSE | 0b1 0b0 0b1 0b0 0b1 EQ1/2 (0x | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no 2D/0x4D) | errupt is trig interrupt is eption inter errupt is trig interrupt is tion interru errupt is dire interrupt is | gered on sta triggered rrupt gered on sta triggered upt ectly triggere triggered | rt of receptio d when a sho | n ort gets detec | | 0 |
| SD .7.15 LSE Bit | 0b1 0b0 0b1 0b0 0b1 | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no | errupt is trig interrupt is eption inter errupt is trig interrupt is tion interru errupt is dire | gered on sta triggered rrupt gered on sta triggered upt ectly triggere triggered | rt of receptio d when a sho 3 | n | ted | 0 |
| SD .7.15 LSE Bit Name | 0b1 0b0 0b1 0b0 0b1 EQ1/2 (0x | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no 2D/0x4D) | errupt is trig interrupt is eption inter errupt is trig interrupt is tion interru errupt is dire interrupt is | gered on sta triggered rrupt gered on sta triggered upt ectly triggered triggered 4 | rt of receptio d when a sho | n ort gets detec | | 0 |
| SD .7.15 LSE Bit | 0b1 0b0 0b1 0b0 0b1 EQ1/2 (0x | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no 2D/0x4D) | errupt is trig interrupt is eption inter errupt is trig interrupt is tion interru errupt is dire interrupt is | gered on sta triggered rrupt gered on sta triggered upt ectly triggered triggered 4 | rt of receptio d when a sho <u>3</u> EQ | n ort gets detec | 1 | |
| SD .7.15 LSE Bit Name | 0b1 0b0 0b1 0b0 0b1 EQ1/2 (0x | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no 2D/0x4D) | errupt is trig interrupt is eption inter errupt is trig interrupt is tion interru errupt is dire interrupt is | gered on sta triggered rrupt gered on sta triggered upt ectly triggere triggered | rt of receptio d when a sho <u>3</u> EQ | n ort gets detec | 1 | 0 t:0b000000 |
| SD .7.15 LSE Bit Name | 0b1 0b0 0b1 0b0 0b1 EQ1/2 (0x) | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no 2D/0x4D) 6 LED blinkin | errupt is trig interrupt is eption inter errupt is trig interrupt is tion interru errupt is dire interrupt is 5 | gered on sta triggered rrupt gered on sta triggered upt ectly triggere triggered 4 Si R | rt of receptio d when a sho <u>3</u> EQ | n ort gets detec | 1 | |
| SD .7.15 LSE Bit Name Access | 0b1 0b0 0b1 0b0 0b1 EQ1/2 (0x) 7 | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no 2D/0x4D) 6 LED blinkin always off | errupt is trig interrupt is eption inter errupt is trig interrupt is tion interru errupt is dire interrupt is 5 | gered on sta triggered rrupt gered on sta triggered upt ectly triggere triggered 4 Si R e | rt of receptio d when a sho <u>3</u> EQ W | n ort gets detec 2 | 1 Defaul | t:0b000000 |
| SD .7.15 LSE Bit Name Access | 0b1 0b0 0b1 0b1 0b1 EQ1/2 (0x 7 0x00 0x01-0xFE | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no 2D/0x4D) 6 LED blinkin always off blinking; 0b0 | errupt is trig interrupt is eption inter errupt is trig interrupt is tion interru errupt is dire interrupt is 5 | gered on sta triggered rrupt gered on sta triggered upt ectly triggere triggered 4 Si R e | rt of receptio d when a sho <u>3</u> EQ W | n ort gets detec 2 | 1 Defaul | t:0b000000 |
| SD .7.15 LSE Bit Name Access | 0b1 0b0 0b1 0b0 0b1 EQ1/2 (0x) 7 | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no 2D/0x4D) 6 LED blinkin always off | errupt is trig interrupt is eption inter errupt is trig interrupt is tion interru errupt is dire interrupt is 5 | gered on sta triggered rrupt gered on sta triggered upt ectly triggere triggered 4 Si R e | rt of receptio d when a sho <u>3</u> EQ W | n ort gets detec 2 | 1 Defaul | t:0b000000 |
| SD .7.15 LSE Bit Name Access SEQ | 0b1 0b0 0b1 0b1 EQ1/2 (0x 7 0x00 0x01-0xFE 0xFF | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no 2D/0x4D) 6 LED blinkin always off blinking; 0b0 always on | errupt is trig interrupt is eption inter errupt is trig interrupt is tion interru errupt is dire interrupt is 5 | gered on sta triggered rrupt gered on sta triggered upt ectly triggere triggered 4 Si R e | rt of receptio d when a sho <u>3</u> EQ W | n ort gets detec 2 | 1 Defaul | t:0b000000 |
| SD .7.15 LSE Bit Name Access SEQ .7.16 LH | 0b1 0b0 0b1 0b1 EQ1/2 (0x 7 0x00 0x01-0xFE 0xFF LD1/2 (0x | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no 2D/0x4D) 6 LED blinkin always off blinking; 0b0 always on x2E/0x4E) | errupt is trig interrupt is eption inter- errupt is trig- interrupt is trig- interrupt is dire- interrupt is dire- interrupt is 5 g sequence represents | gered on sta triggered rrupt gered on sta triggered upt ectly triggere triggered 4 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 | rt of receptio d when a sho 3 EQ W | n ort gets detec 2 | 1 Defaul | t:0b000000 |
| SD .7.15 LSE Bit Name Access SEQ .7.16 LH Bit | 0b1 0b0 0b1 0b1 EQ1/2 (0x 7 0x00 0x01-0xFE 0xFF | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no 2D/0x4D) 6 LED blinkin always off blinking; 0b0 always on 2E/0x4E) 6 | errupt is trig interrupt is eption inter- errupt is trig- interrupt is trig- interrupt is dire- interrupt is dire- interrupt is 5 g sequence represents 5 | gered on sta triggered rrupt gered on sta triggered upt ectly triggere triggered 4 Si R e | rt of receptio d when a sho <u>3</u> EQ W | n ort gets detec 2 on-state; LS 2 | 1 Defaul SB processed | t:0b000000 |
| SD .7.15 LSE Bit Name Access SEQ .7.16 LH Bit Name | 0b1 0b0 0b1 0b1 EQ1/2 (0x 7 0x00 0x01-0xFE 0xFF LD1/2 (0x | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no 2D/0x4D) 6 LED blinkin always off blinking; 0b0 always on 2E/0x4E) 6 HLD | errupt is trig interrupt is eption inter- errupt is trig interrupt is tion interrupt errupt is dire interrupt is 5 5 g sequence represents 5 H | gered on sta triggered rrupt gered on sta triggered upt ectly triggere triggered 4 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 | rt of receptio d when a sho 3 EQ W | n ort gets detec 2 on-state; LS 2 | 1 Defaul SB processed 1 .DL | t:0b000000 |
| SD .7.15 LSE Bit Name Access SEQ .7.16 LH Bit | 0b1 0b0 0b1 0b1 EQ1/2 (0x 7 0x00 0x01-0xFE 0xFF LD1/2 (0x | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no 2D/0x4D) 6 LED blinkin always off blinking; 0b0 always on 2E/0x4E) 6 | errupt is trig interrupt is eption inter- errupt is trig interrupt is tion interrupt errupt is dire interrupt is 5 5 g sequence represents 5 H | gered on sta triggered rrupt gered on sta triggered upt ectly triggere triggered 4 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 | rt of receptio d when a sho 3 EQ W | n ort gets detec 2 on-state; LS 2 | 1 Defaul SB processed 1 .DL | t:0b000000 I first 0 |
| SD .7.15 LSE Bit Name Access SEQ .7.16 LH Bit Name | 0b1 0b0 0b1 0b1 EQ1/2 (0x 7 0x00 0x01-0xFE 0xFF LD1/2 (0x | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no 2D/0x4D) 6 LED blinkin always off blinking; 0b0 always on 2E/0x4E) 6 HLD | errupt is trig interrupt is eption inter- errupt is trig interrupt is tion interrupt errupt is dire interrupt is 5 5 g sequence represents 5 H | gered on sta triggered rrupt gered on sta triggered upt ectly triggere triggered 4 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 | rt of receptio d when a sho 3 EQ W | n ort gets detec 2 on-state; LS 2 | 1 Defaul SB processed 1 .DL | t:0b000000 |
| SD .7.15 LSE Bit Name Access SEQ .7.16 LH Bit Name Access | 0b1 0b0 0b1 0b1 EQ1/2 (0x 7 0x00 0x01-0xFE 0xFF LD1/2 (0x | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no 2D/0x4D) 6 LED blinkin always off blinking; 0b0 always on x2E/0x4E) 6 HLD R/M | errupt is trig interrupt is eption inter- errupt is trig interrupt is trig interrupt is dire interrupt is dire interrupt is 5 9 9 sequence represents 5 H | gered on sta triggered rrupt gered on sta triggered upt ectly triggere triggered 4 Si R e s off-state; 0t | rt of receptio d when a sho 3 EQ W 11 represents 3 | n ort gets detec 2 on-state; LS 2 | 1 Defaul SB processed 1 .DL | t:0b000000 I first 0 |
| SD .7.15 LSE Bit Name Access SEQ .7.16 LH Bit Name | 0b1 0b0 0b1 0b1 5Q1/2 (0x) 7 0x00 0x01-0xFE 0xFF LD1/2 (0x) 7 | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no 2D/0x4D) 6 LED blinkin always off blinking; 0b0 always on x2E/0x4E) 6 HLD R/M | errupt is trig interrupt is eption inter- errupt is trig interrupt is trig interrupt is dire interrupt is dire interrupt is 5 9 9 sequence represents 5 H / me configu | gered on sta triggered rrupt gered on sta triggered upt ectly triggere triggered 4 Si R e s off-state; 0t | rt of receptio d when a sho 3 EQ W 11 represents 3 | n ort gets detec 2 on-state; LS 2 | 1 Defaul SB processed 1 .DL | t:0b000000 I first 0 |
| SD .7.15 LSE Bit Name Access SEQ .7.16 LH Bit Name Access HLDL | 0b1 0b0 0b1 0b1 EQ1/2 (0x 7 0x00 0x01-0xFE 0xFF LD1/2 (0x | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no 2D/0x4D) 6 LED blinkin always off blinking; 0b0 always on x2E/0x4E) 6 HLD R/M LED hold tir Base time mu | errupt is trig interrupt is eption inter- errupt is trig interrupt is trig interrupt is dire interrupt is dire interrupt is dire interrupt is 5 5 4 7 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 | gered on sta triggered rrupt gered on sta triggered upt ectly triggered triggered 4 Si R e s off-state; 0t 4 | rt of receptio d when a sho 3 EQ W 11 represents 3 If-state | n ort gets detec 2 on-state; LS 2 | 1 Defaul SB processed 1 .DL | t:0b000000 I first 0 |
| SD .7.15 LSE Bit Name Access SEQ .7.16 LH Bit Name Access | 0b1 0b0 0b1 0b1 5Q1/2 (0x) 7 0x00 0x01-0xFE 0xFF LD1/2 (0x) 7 | enabled; inte disabled; no Start of rece enabled; inte disabled; no Short detec enabled; inte disabled; no 2D/0x4D) 6 LED blinkin always off blinking; 0b0 always on x2E/0x4E) 6 HLD R/M | errupt is trig interrupt is eption inter- errupt is trig- interrupt is trig- interrupt is dire- interrupt is dire- interrupt is dire- interrupt is 5 9 9 sequence represents 5 H / me configu htiplier me configu | gered on sta triggered rrupt gered on sta triggered upt ectly triggered triggered 4 Si R e s off-state; 0t 4 | rt of receptio d when a sho 3 EQ W 11 represents 3 If-state | n ort gets detec 2 on-state; LS 2 | 1 Defaul SB processed 1 .DL | t:0b000000 I first 0 |

5.7.17 CFG1/2 (0x2F/0x4F)

CCE4510

IO-Link Master ASIC with integrated Frame Handler

| per- | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
|---|---|--|--|--|--|-------------------|-------------------------------------|----------------------|--|--|--|--|--|
| Name | GEN | | reserved | | ILED | SDINT | RAT | ICQ | | | | | |
| Access | R/W | | - | | R/W | R/W | R/W | R/W | | | | | |
| | | | | | | | Defaul | t:0b000000 | | | | | |
| ICQ | | Current of | nk oonfigura | tion for C/O | | | Doradi | | | | | | |
| | 060 | Current sink configuration for C/Q 0b0 current sink disabled | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| RAT | 0b1 | | rent sink enak | | | | | | | | | | |
| RAI | 0b0 | | shold config | | | action | | | | | | | |
| | 0b0 0b1 | | threshold ac | | | cation | | | | | | | |
| SDINT | 001 | | input thresho | na ior iower i | P voltages | | | | | | | | |
| SDINT | 0b0 | | | | a d | | | | | | | | |
| | | | ort detection; | | | | | | | | | | |
| | 0b1 | | ort detection; | no snunt rec | uirea | | | | | | | | |
| ILED | 01-0 | LED drivin | | | | | | | | | | | |
| | 0b0 | 5 mA drivin | | | | | | | | | | | |
| | 0b1 | 10 mA driv | | | | | | | | | | | |
| GEN | 01.0 | Gate drive | er enable | | | | | | | | | | |
| | 0b0 | disabled | | | | | | | | | | | |
| | 0b1 | enabled | | | | | | | | | | | |
| .7.18 TRS | H1/2 (0) | (30/0x50) | | | | | | | | | | | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
| Name | - | | - | TL | VL | | | - | | | | | |
| | | | | | | | | | | | | | |
| Access | | | | | W | | | | | | | | |
| Access | | | | | W | | | | | | | | |
| Access | | | | | W | | Defaul | t:0b000000 | | | | | |
| | | Input buffe | er threshold | R | W | | Defaul | t:0b000000 | | | | | |
| Access TLVL | 0-63 | | er threshold | R, level | | ate in IMSK re | | t:0b000000 | | | | | |
| | 0-63 | | er threshold rupt after TLVL | R, level | | ate in IMSK re | | t:0b000000 | | | | | |
| TLVL | | trigger interr | rupt after TLVL | R, level | racters; activa | | | t:0b000000 | | | | | |
| TLVL | T (0x60) 7 | trigger interr 6 | rupt after TLVL | R Ievel . received cha | racters; activa 3 | 2 | gister 1 | 0 | | | | | |
| tlvl 7.19 sta | T (0x60) 7 TEMP | trigger interr | rupt after TLVL | R/ level . received cha | racters; activa | | gister | | | | | | |
| TLVL 7.19 STA Bit | T (0x60) 7 | trigger interr 6 | rupt after TLVL | R Ievel . received cha | racters; activa 3 | 2 | gister 1 | 0 | | | | | |
| TLVL 7.19 STA Bit Name | T (0x60) 7 TEMP | trigger interr 6 VCCOK | rupt after TLVL 5 GDIS2 | Ri level . received cha 4 CDIS2 | racters; activa 3 SD2 | 2 GDIS1 | gister 1 CDIS1 R | 0 SD1 | | | | | |
| TLVL 7.19 STA Bit Name Access | T (0x60) 7 TEMP | frigger interr 6 VCCOK R | 5 GDIS2 R | R Ievel . received cha 4 CDIS2 R | racters; activa 3 SD2 | 2 GDIS1 | gister 1 CDIS1 R | 0 SD1 R | | | | | |
| TLVL .7.19 STA Bit Name | T (0x60) 7 TEMP R | trigger interr 6 VCCOK R Short dete | 5 GDIS2 R ected indicate | R Ievel . received cha 4 CDIS2 R | racters; activa 3 SD2 | 2 GDIS1 | gister 1 CDIS1 R | 0 SD1 R | | | | | |
| TLVL 7.19 STA Bit Name Access | T (0x60) 7 TEMP R 0b0 | trigger interr 6 VCCOK R Short dete no short det | 5 GDIS2 R ected indicate | R Ievel . received cha 4 CDIS2 R | racters; activa 3 SD2 | 2 GDIS1 | gister 1 CDIS1 R | 0 SD1 R | | | | | |
| TLVL 7.19 STA Bit Name Access SD1/2 | T (0x60) 7 TEMP R | 6 VCCOK R Short dete no short det short detec | 5 GDIS2 R ected indicate ected cted | R Ievel . received cha 4 CDIS2 R or | racters; activa 3 SD2 | 2 GDIS1 | gister 1 CDIS1 R | 0 SD1 R | | | | | |
| TLVL 7.19 STA Bit Name Access | T (0x60) 7 TEMP R 0b0 0b1 | 6 VCCOK R Short dete no short dete Short detec Channel d | 5 GDIS2 R ected indicate ected cted isabled indic | R Ievel . received cha 4 CDIS2 R or | racters; activa 3 SD2 | 2 GDIS1 | gister 1 CDIS1 R | 0 SD1 R | | | | | |
| TLVL 7.19 STA Bit Name Access SD1/2 | T (0x60) 7 TEMP R 0b0 0b1 0b0 | 6 VCCOK R Short dete no short dete short detec Channel d channel dri | 5 GDIS2 R ected indicat ected isabled indic iver enabled | R Ievel . received cha 4 CDIS2 R or | racters; activa 3 SD2 | 2 GDIS1 | gister 1 CDIS1 R | 0 SD1 R | | | | | |
| TLVL 7.19 STA Bit Name Access SD1/2 CDIS1/2 | T (0x60) 7 TEMP R 0b0 0b1 | 6 VCCOK R Short dete no short dete short detec Channel d channel dri channel dri | 5 GDIS2 R ected indicat ected isabled indic iver enabled iver disabled | R Ievel . received cha 4 CDIS2 R or cator | racters; activa 3 SD2 | 2 GDIS1 | gister 1 CDIS1 R | 0 SD1 R | | | | | |
| TLVL 7.19 STA Bit Name Access SD1/2 | T (0x60) 7 TEMP R 0b0 0b1 0b0 0b1 | 6 VCCOK R Short dete no short det short detec Channel d channel dri channel dri Gate disat | 5 GDIS2 R ected indicate ected isabled indic iver enabled iver disabled oled indicato | R Ievel . received cha 4 CDIS2 R or cator | racters; activa 3 SD2 | 2 GDIS1 | gister 1 CDIS1 R | 0 SD1 R | | | | | |
| TLVL 7.19 STA Bit Name Access SD1/2 CDIS1/2 | T (0x60) 7 TEMP R 0b0 0b1 0b0 0b1 0b0 | 6 VCCOK R Short dete no short dete channel dri channel dri Gate disati gate driver | 5 GDIS2 R ected indicate ected isabled indic iver enabled iver disabled oled indicato enabled | R Ievel . received cha 4 CDIS2 R or cator | racters; activa 3 SD2 | 2 GDIS1 | gister 1 CDIS1 R | 0 SD1 R | | | | | |
| TLVL 7.19 STA Bit Name Access SD1/2 CDIS1/2 GDIS1/2 | T (0x60) 7 TEMP R 0b0 0b1 0b0 0b1 | 6 VCCOK R Short dete no short det short detec Channel dri channel dri Gate disati gate driver gate driver | 5 GDIS2 R ected indicate ected isabled indic iver enabled iver disabled oled indicato enabled disabled | R Ievel . received cha 4 CDIS2 R or cator | racters; activa 3 SD2 | 2 GDIS1 | gister 1 CDIS1 R | 0 SD1 R | | | | | |
| TLVL 7.19 STA Bit Name Access SD1/2 CDIS1/2 | T (0x60) 7 TEMP R 0b0 0b1 0b0 0b1 0b0 0b1 | 6 VCCOK R Short dete no short det short detec Channel dri channel dri Gate disat gate driver yCC Volta | 5 GDIS2 R ected indicate ected isabled indic iver enabled iver disabled oled indicato enabled disabled ge monitor | R Ievel . received cha 4 CDIS2 R or cator | racters; activa 3 SD2 | 2 GDIS1 | gister 1 CDIS1 R | 0 SD1 R | | | | | |
| TLVL 7.19 STA Bit Name Access SD1/2 CDIS1/2 GDIS1/2 | T (0x60) 7 TEMP R 0b0 0b1 0b0 0b1 0b0 0b1 0b0 0b1 0b0 | 6 VCCOK R Short dete no short det short detec Channel dri channel dri Gate disat gate driver yCC Volta voltage too | 5 GDIS2 R ected indicate ected isabled indicato iver enabled iver disabled oled indicato enabled disabled ge monitor high/low | R level . received cha 4 CDIS2 R or cator | racters; activa 3 SD2 R | 2 GDIS1 R | gister 1 CDIS1 R Defaul | 0 SD1 R | | | | | |
| TLVL 7.19 STA Bit Name Access SD1/2 CDIS1/2 GDIS1/2 VCCOK | T (0x60) 7 TEMP R 0b0 0b1 0b0 0b1 0b0 0b1 | 6 VCCOK R Short dete no short det short detec Channel dri channel dri Gate disat gate driver yCC Volta voltage too voltage ins | 5 GDIS2 R ected indicate ected isabled indicato ver enabled iver disabled oled indicato enabled disabled ge monitor high/low ide valid rang | R level . received cha 4 CDIS2 R or cator | racters; activa 3 SD2 R | 2 GDIS1 R | gister 1 CDIS1 R Defaul | 0 SD1 R | | | | | |
| TLVL 7.19 STA Bit Name Access SD1/2 CDIS1/2 GDIS1/2 | T (0x60) 7 TEMP R 0b0 0b1 0b0 0b1 0b0 0b1 0b0 0b1 | 6 VCCOK R Short dete no short det short detec Channel dri channel dri Gate disat gate driver VCC Volta voltage too voltage ins Temperatu | 5 GDIS2 R ected indicate ected isabled indicato ver enabled iver enabled oled indicato enabled disabled ge monitor high/low ide valid rang ure monitor | R Ievel . received cha 4 CDIS2 R or cator or pe; (VCCoĸ_w | racters; activa 3 SD2 R | 2 GDIS1 R | gister 1 CDIS1 R Defaul | 0 SD1 R | | | | | |
| TLVL 7.19 STA Bit Name Access SD1/2 CDIS1/2 GDIS1/2 VCCOK | T (0x60) 7 TEMP R 0b0 0b1 0b0 0b1 0b0 0b1 0b0 0b1 0b0 | 6 VCCOK R Short dete no short det short dete Channel dri channel dri Gate disat gate driver VCC Volta voltage too voltage ins Temperatu temperatur | 5 GDIS2 R ected indicate ected isabled indicato ver enabled iver disabled oled indicato enabled disabled ge monitor high/low ide valid rang | R level . received cha 4 CDIS2 R or cator or ge; (VCCoκ_M ≤ ϑINT | acters; activa 3 SD2 R ⊪ < VCC) or | 2 GDIS1 R | gister 1 CDIS1 R Defaul | 0 SD1 R | | | | | |

CCE4510

IO-Link Master ASIC with integrated Frame Handler

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--|--|---|---|--|---|---|------------------------|--------------|--|
| Name | S | C4 | SC | 23 | SC | 2 | S | Č1 | |
| Access | R | /W | R/ | W | R/ | W | R/ | /W | |
| L | | | | | | | Default:0b00000000 | | |
| SC1-4 | | Synchroni | zation mask | e 1_/ | | | Doradi | | |
| 001-4 | 0b00 | | chronization | | | | | | |
| | 0b00 | | chronization s | | annel 1 | | | | |
| | 0b10 | | chronization s | | | | | | |
| | 0b10 | | chronization s | | | 12 | | | |
| | | - | | | | ~ _ | | | |
| 5.7.21 SYN | | | - | | • | • | | • | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Name | rese | erved | PRE | LED | ST4 | ST3 | ST2 | ST1 | |
| Access | | - | W | W | W | W | W | W | |
| | | | | | | | Defaul | t:0b0000000 | |
| ST1-4 | | Synchrono | ous start of t | ransmissio | n triaaer | | | | |
| | 0b1 | | b trigger start | | | on correspo | onding SC1-4 | l mask | |
| LED | | | t synchroniz | | . , | | 5 | | |
| | 0b1 | | | | | | | | |
| | | | o trigger sync | hronization | | | | | |
| PRE | | | aler synchro | | | | | | |
| PRE | 0b1 | LED presc | | onization | | | | | |
| | 0b1 | LED presc write 0b1 to | aler synchro | onization | | | | | |
| 5.7.22 PR(| 0b1 OT (0x63) | LED presc write 0b1 to | aler synchro | nization hronization | 3 | 2 | 1 | 0 | |
| 5.7.22 PR(Bit | ^{0b1} OT (0x63) 7 | LED presc write 0b1 to 6 | aler synchro b trigger sync 5 | hronization | 3 | 2 DTEMD | | | |
| 5.7.22 PRO Bit Name | 0b1 OT (0x63) | LED presc write 0b1 to 6 TEMP | aler synchro b trigger sync 5 VCCH | hronization 4 VCCL | 3 reserved | PTEMP | PVCCH | PVCCL | |
| 5.7.22 PR(Bit | ^{0b1} OT (0x63) 7 | LED presc write 0b1 to 6 | aler synchro b trigger sync 5 | hronization | | - | - | - | |
| 5.7.22 PRO Bit Name | ^{0b1} OT (0x63) 7 | LED presc write 0b1 to 6 TEMP | aler synchro b trigger sync 5 VCCH | hronization 4 VCCL | | PTEMP | PVCCH R/W | PVCCL | |
| 5.7.22 PRO Bit Name | ^{0b1} OT (0x63) 7 | LED presc write 0b1 to 6 TEMP R | aler synchro o trigger sync 5 VCCH R | hronization 4 VCCL R | | PTEMP | PVCCH R/W | PVCCL R/W | |
| 5.7.22 PRO Bit Name Access | 0b1 OT (0x63) 7 reserved - | LED presc write 0b1 to 6 TEMP R VCC low v | aler synchro o trigger sync 5 VCCH R oltage prote | hronization 4 VCCL R | | PTEMP | PVCCH R/W | PVCCL R/W | |
| 5.7.22 PRO Bit Name Access | ^{0b1} OT (0x63) 7 | 6 VCC low v protection of | aler synchro o trigger sync 5 VCCH R oltage prote disabled | hronization hronization 4 VCCL R ction | reserved - | PTEMP R/W | PVCCH R/W Defaul | PVCCL R/W | |
| 5.7.22 PRO Bit Name Access | 0b1 DT (0x63) 7 reserved - 0b0 | 6 VCC low v protection of protection of | aler synchro o trigger sync 5 VCCH R oltage prote disabled enabled; disa | A hronization 4 VCCL R ction ble outputs o | reserved - | PTEMP R/W | PVCCH R/W Defaul | PVCCL R/W | |
| 5.7.22 PRO Bit Name Access PVCCL | 0b1 DT (0x63) 7 reserved - 0b0 0b1 | 6 VCC low v protection of protection of | aler synchro o trigger sync 5 VCCH R oltage prote disabled enabled; disa voltage prote | A hronization 4 VCCL R ction ble outputs o | reserved - | PTEMP R/W | PVCCH R/W Defaul | PVCCL R/W | |
| 5.7.22 PRO Bit Name Access PVCCL | 0b1 DT (0x63) 7 reserved - 0b0 | 6 VCC low v protection of VCC high p protection of | aler synchro o trigger sync 5 VCCH R oltage prote disabled enabled; disa voltage prote disabled | A hronization 4 VCCL R ction ble outputs o ection | reserved - driver if VCC | PTEMP R/W | PVCCH R/W Defaul | PVCCL R/W | |
| 5.7.22 PRO Bit Name Access PVCCL | 0b1 DT (0x63) 7 reserved - 0b0 0b1 0b0 | 6 VCC low v protection of protection of protection of protection of protection of | 5 VCCH R oltage prote disabled enabled; disa voltage prote disabled enabled; disa | A hronization 4 VCCL R ction ble outputs o ection ble outputs o | reserved - driver if VCC | PTEMP R/W | PVCCH R/W Defaul | PVCCL R/W | |
| 5.7.22 PRO Bit Name Access PVCCL PVCCH | 0b1 DT (0x63) 7 reserved - 0b0 0b1 0b0 0b1 | 6 VCC low v protection of protection of protection of protection of High temp | 5 VCCH R oltage prote disabled enabled; disa voltage prote disabled enabled; disa rotage prote disabled enabled; disa | A hronization 4 VCCL R ction ble outputs o ection ble outputs o | reserved - driver if VCC | PTEMP R/W | PVCCH R/W Defaul | PVCCL R/W | |
| 5.7.22 PRO Bit Name Access PVCCL PVCCH | 0b1 DT (0x63) 7 reserved - 0b0 0b1 0b0 0b1 0b0 0b1 0b0 | 6 VCC low v protection of protection of protection of protection of High temp protection of | 5 VCCH R oltage prote disabled enabled; disa voltage prote disabled enabled; disa erature prote disabled | A hronization A VCCL R ction ble outputs o ection ble outputs o ection | reserved - driver if VCC driver if VCC | РТЕМР R/W < VCC _{OK_MIN} > VCC _{OK_MA} | PVCCH R/W Defaul | PVCCL R/W | |
| 5.7.22 PRO Bit Name Access PVCCL PVCCH PTEMP | 0b1 DT (0x63) 7 reserved - 0b0 0b1 0b0 0b1 | 6 VCC low v protection of protection of protection of High temp protection of protection of protecti | 5 VCCH R oltage prote disabled enabled; disa voltage prote disabled enabled; disa erature prote disabled enabled; disa | A VCCL R ction ble outputs of ection ble outputs of ection ble outputs of ble output of bl | reserved - driver if VCC driver if VCC | РТЕМР R/W < VCC _{OK_MIN} > VCC _{OK_MA} | PVCCH R/W Defaul | PVCCL R/W | |
| 5.7.22 PRO Bit Name Access PVCCL PVCCH | 0b1 DT (0x63) 7 reserved - 0b0 0b1 0b0 0b1 0b0 0b1 0b0 0b1 | LED presc write 0b1 to 6 TEMP R VCC low v protection of protection of protection of thigh temp protection of protection of VCC high v protection of protection of VCC low v | aler synchrco b trigger sync 5 VCCH R oltage prote disabled enabled; disa voltage prote disabled enabled; disa erature prote disabled enabled; disa oltage monit | A VCCL R ction ble outputs of ection ble outputs of ection ble outputs of ble output of bl | reserved - driver if VCC driver if VCC | РТЕМР R/W < VCC _{OK_MIN} > VCC _{OK_MA} | PVCCH R/W Defaul | PVCCL R/W | |
| 5.7.22 PRO Bit Name Access PVCCL PVCCH PTEMP | 0b1 DT (0x63) 7 reserved - 0b0 0b1 0b1 | LED presc write 0b1 to 6 TEMP R VCC low v protection of protection of protection of protection of protection of protection of protection of protection of VCC low v votage not | aler synchro o trigger sync 5 VCCH R oltage prote disabled enabled; disa voltage prote disabled enabled; disa erature prote disabled enabled; disa oltage monit too low | A VCCL R ction ble outputs of ection ble outputs of ection ble output do tor | reserved - driver if VCC driver if VCC | РТЕМР R/W < VCC _{OK_MIN} > VCC _{OK_MA} | PVCCH R/W Defaul | PVCCL R/W | |
| 5.7.22 PRO Bit Name Access PVCCL PVCCH PTEMP VCCL | 0b1 DT (0x63) 7 reserved - 0b0 0b1 0b0 0b1 0b0 0b1 0b0 0b1 | LED presc write 0b1 to 6 TEMP R VCC low v protection of protection of protection of protection of protection of protection of protection of protection of VCC low v votage not voltage too | aler synchrco b trigger sync b trigger sync t trigg | A VCCL R Ction ble outputs of ection ble outputs of ection ble output di tor | reserved - driver if VCC driver if VCC | РТЕМР R/W < VCC _{OK_MIN} > VCC _{OK_MA} | PVCCH R/W Defaul | PVCCL R/W | |
| 5.7.22 PRO Bit Name Access PVCCL PVCCH PTEMP | 0b1 DT (0x63) 7 reserved - 0b0 0b1 0b0 0b1 0b0 0b1 0b0 0b1 0b0 0b1 0b0 0b1 | LED presc write 0b1 to 6 TEMP R VCC low v protection of protection of protection of Protection of Protection of Protection of Protection of Protection of Protection of VCC low v voltage not voltage too VCC high of | aler synchrco b trigger sync b trigger b trigger b trigg | A VCCL R Ction ble outputs of ection ble outputs of ection ble output di tor | reserved - driver if VCC driver if VCC | РТЕМР R/W < VCC _{OK_MIN} > VCC _{OK_MA} | PVCCH R/W Defaul | PVCCL R/W | |
| 5.7.22 PRO Bit Name Access PVCCL PVCCH PTEMP VCCL | 0b1 DT (0x63) 7 reserved - 0b0 0b1 0b1 | LED presc write 0b1 to 6 TEMP R VCC low v protection of protection of protection of protection of protection of protection of protection of protection of vCC low v voltage not voltage not voltage not | aler synchrco b trigger sync b trigger sync b trigger sync b trigger sync b trigger sync b trigger sync b trigge prote disabled enabled; disa b trigge prote disabled enabled; disa erature prote disabled enabled; disa oltage monit too low low; VCC < voltage mon too high | A VCCL R Ction ble outputs of ection ble outputs of ection ble output du tor VCCOK_MIN itor | reserved - driver if VCC driver if VCC | РТЕМР R/W < VCC _{OK_MIN} > VCC _{OK_MA} | PVCCH R/W Defaul | PVCCL R/W | |
| 5.7.22 PRO Bit Name Access PVCCL PVCCH PTEMP VCCL | 0b1 DT (0x63) 7 reserved - 0b0 0b1 0b0 0b1 0b0 0b1 0b0 0b1 0b0 0b1 0b0 0b1 | LED presc write 0b1 to 6 TEMP R VCC low v protection of protection of protection of Protection of Protection of Protection of Protection of Protection of VCC low v voltage not voltage not voltage not voltage not voltage not | aler synchrco b trigger sync b trigger b trigger b trigg | A VCCL R Ction ble outputs of ection ble outputs of ection ble output du tor VCCOK_MIN itor | reserved - driver if VCC driver if VCC | РТЕМР R/W < VCC _{OK_MIN} > VCC _{OK_MA} | PVCCH R/W Defaul | PVCCL R/W | |

0b0 0b1

temperature okay; $\vartheta_{JUNC} \le \vartheta_{INT}$ high temperature detected; $\vartheta_{JUNC} > \vartheta_{INT}$


CCE4510

IO-Link Master ASIC with integrated Frame Handler

| 5.7.23 INT | (0x64) | | | | | | | | | | |
|------------|------------|---------------------------------|----------------|---------------|--------------|-------|-------|----------------|--|--|--|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| Name | IMODE | | rese | rved | - | ISTAT | ICH2 | ICH1 | | | |
| Access | R/W | | | • | | R/W | R/W | R/W | | | |
| | | | | | | | Defau | llt:0b00000000 | | | |
| ICH1/2 | | Channel 1 | /2 interrupt | | | | | | | | |
| | 0b0 | | 1/2 interrupt | | | | | | | | |
| | 0b1 | | | curred; write | 0b1 to clear | | | | | | |
| ISTAT | | Status inte | • | | | | | | | | |
| | 0b0 | no status ir | | | | | | | | | |
| MODE | 0b1 | | rupt occurred | d; write 0b1 | to clear | | | | | | |
| IMODE | 0b0 | Interrupt mode interrupt mode 1 | | | | | | | | | |
| | 0b0 0b1 | | interrupt mod | | | | | | | | |
| | UDT | allemative | interrupt mot | | | | | | | | |
| 5.7.24 RE\ | / (0x70) | | | | | | | | | | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| Name | | М | AJ | | MIN | | | | | | |
| Access | | F | R | | | F | R | | | | |
| | | | | | | | Defau | llt:0b00100001 | | | |
| MAJ | | Major revis | sion code | | | | | | | | |
| | 2 | latest majo | r revision coo | le | | | | | | | |
| MIN | | Minor revi | sion code | | | | | | | | |
| | 1 | latest mino | r revision coo | le | | | | | | | |

6 APPLICATION NOTES

6.1 GATE DRIVERS / EXTERNAL SENSE



¹⁾ Surge protection circuitry for channels needs to be applied externally.

²⁾ Optional

- $^{3)}$ Typically 0.5 Ω
- ⁴⁾ e.g. PMGD780SN, PHT6N06T

VIN 3.3 V Ext. 8-32 V ∆ ^{3.3} V / | _ GND Regulator 100 nF Jumper/ PCB ′D₃ D_1 ∇ D2 VDDA / VDDD 100 nF CLK_EN TEMP GND ED2 VCC LED1 Monitoring, Status LED Drivers, High Temperature, RXD1 CH1 CTRL TXEN1 Overvoltage Detection TXD1 SEN1 SDX1 SEN2 Logic Core SIO Control, UART, Framehandler Microcontroller RXD2 CH2 CTRL Gate TXEN2 GATE1 **Current Sense** Driver GATE2 SDX Channel 1/2 LP1 INTX SS LP2 Input T SCI SPI Stage MOSI MISO Device 1/2 I CQ1 Driver Control CQ2 lille - \ominus ᆘ XTAL1 Quarz 14.7456 īΧ₁ Oscillator 3 MHz XTAL2 Ш CCE4510 CLK -LM2 LМ


6.2 NO GATE DRIVERS / INTERNAL SENSE


¹⁾ Surge protection circuitry for channels needs to be applied externally.

7 PACKAGE OUTLINE

7.1 QFN48 PACKAGE

Quad Flat No Lead Package; 48 Terminals; 7x7x0.85mm








Figure 12 - QFN48 Package

| Symbol | Α | A1 | A2 | A3 | b | С | D | D1 | Е | E1 | е | J | Κ | L |
|--------|------|------|------|---------------|------|------|--------------|--------------|--------------|--------------|--------------|------|------|------|
| Min | 0.80 | 0.00 | 0.65 | 0.000 | 0.18 | 0.24 | 7.00 | 0.75 | 7.00 | 0.75 | 0.50 | 3.50 | 3.50 | 0.30 |
| Тур | 0.90 | 0.02 | - | 0.203 REF. | 0.25 | 0.42 | 7.00 BSC. | 6.75 BSC. | 7.00 BSC. | 6.75 BSC. | 0.50 BSC. | 3.70 | 3.70 | 0.40 |
| Max | 1.00 | 0.05 | 1.00 | NEF. | 0.30 | 0.60 | B30. | B30. | B3C. | B30. | B30. | 3.90 | 3.90 | 0.50 |

UNIT : mm

NOTES ;

- 1. JEDEC : MO-220-J.
- DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (0.012 INCHES MAXIMUM).
- ▲ DIMENSION APPLIES TO PLATED TERMINAL AND IS WEASURED BETWEEN 0.2 AND 0.25mm FROM TERMINAL TIP.
- ▲ THE PIN #1 IDENTIFIER NUST BE PLACED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY.
- A EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL
- APPLIED FOR EXPOSED PAD AND TERNINALS, EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
- A APPLIED ONLY TO TERMINALS.
- A EXACT SHAPE OF EACH CORNER IS OPTIONAL.

7.2 QFN24 PACKAGE

Thermally Enhanced Quad Flat No Lead Package; 24 Terminals; 4x4x0.75mm




Figure 13 - QFN24 Package

| Symbol | Α | A1 | A3 | b | D | E | е | L | Κ | D2 | E2 |
|--------|------|------|--------------|------|--------------|--------------|--------------|------|------|------|------|
| Min | 0.70 | 0.00 | 0.00 | 0.18 | 4.00 | 4.00 | 0.50 | 0.35 | 0.20 | 2.50 | 2.50 |
| Тур | 0.75 | 0.02 | 0.20 REF. | 0.25 | 4.00 BSC. | 4.00 BSC. | 0.50 BSC. | 0.40 | - | 2.60 | 2.60 |
| Max | 0.80 | 0.05 | NEF. | 0.30 | B3C. | BSC. | B30. | 0.45 | - | 2.65 | 2.65 |
| | | | | | | | | | | UNIT | : mm |


NOTES :

- 1. JEDEC OUTLINE : MO-220 WGGD-6.
- 2. DIMENSION & APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15mm AND 0.30mm FROM THE TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION & SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
- 3. THE MINIMUM "K" VALUE OF 0.20mm APPLIES.
- BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.


IO-Link Master ASIC with integrated Frame Handler

TAPE AND REEL INFORMATION 8

8.1 TAPE QFN48 PACKAGE




| Ao | 9.50 | +/- 0.1 |
|-----|-------|---------|
| A 2 | 10,80 | +/- 0.1 |
| Bo | 9.50 | +/- 0.1 |
| B 2 | 10.80 | +/- 0.1 |
| Ко | 2.20 | +/- 0.1 |
| K 1 | 1.70 | +/- 0.1 |
| F | 7.50 | +/- 0.1 |
| P 1 | 12.00 | +/- 0.1 |
| W | 16.00 | +/- 0.3 |



ALL DIMENSIONS IN MILLIMETRES UNLESS OTHERWISE STATED.

8.2 TAPE QFN24 PACKAGE



ALL DIMENSIONS IN MILLINETRES LINLESS OTHERWISE STATED

Ao

Bo

Ka


F

P١

W

IO-Link Master ASIC with integrated Frame Handler

8.3 REEL INFORMATION



Note: Drive spokes optional; if used, dimensions B and D shall apply.

| Symbol | Α | В | С | D | W ₁ QFN48 | W ₁ QFN24 |
|--------|-----|-----|------|------|------------------------------------|----------------------|
| Min | - | 1.5 | 12.8 | 20.2 | 17.25 | 13.25 |
| Тур | - | - | 13.0 | - | - | - |
| Max | 330 | - | 13.5 | - | 17.75 | 13.75 |
| | | | | | | UNIT : mm |

9 ORDERING INFORMATION

Parts can be ordered in QFN24 or QFN48. Please take the corresponding order number from Table 7 and contact info@creativechips.com for an individual quote.

| | | | 9 | |
|---------|---------------|----------------|-------------|----------------------|
| Part | Order No. | Package | Delivery | Quantity |
| CCE4510 | CCE4510_QFN24 | QFN24 4 x 4 mm | Tape & Reel | 4.000 parts per reel |
| CCE4510 | CCE4510 QFN48 | QFN48 7 x 7 mm | Tape & Reel | 3.000 parts per reel |

Table 7 - Ordering Information

10 REVISION HISTORY

| Revision | Date | Author | Item |
|----------|------------|--------|---|
| v1.0 | 17.06.2014 | jw | first release |
| v1.1 | 22.07.2014 | jw | updated General Description updated Absolute Maximum Ratings corrected PROT register description changed Application Notes |
| v1.2 | 28.07.2014 | jw | updated NMOS Gate Driver parameters |
| V1.3 | 09.05.2016 | AS | Added / updated short detection |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |

CREATIVE CHIPS GmbH Im Bubenstück 1 55411 Bingen am Rhein Germany

 Website:
 www.creativechips.com

 E-Mail:
 info@creativechips.com

 Phone:
 +49 (0) 6721 / 987 22-0

 Fax:
 +49 (0) 6721 / 987 22-70

CREATIVE CHIPS GmbH reserves the right to make changes without further notice to any products herein to improve reliability, function or design. CREATIVE CHIPS does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others. These products are not authorized for use as critical components in life support devices or systems without the express written approval of CREATIVE CHIPS. Reproduction of parts or of all of the content in any form of this specification is only permitted after written authorization with definite references. CREATIVE CHIPS does not guarantee the suitability of the specified product for particular applications. System properties are not assured. CREATIVE CHIPS is not liable for possible patent, copyright or trademark infringements, as well as damages that arise from any kind of usage through third parties.

11 CONTENTS

| 1 | Gener | ral Description1 |
|---|----------------|-----------------------------------|
| | 1.1 | Features 1 |
| | 1.2 | Schematic 1 |
| 2 | Pinou | t2 |
| | 2.1 | Package 2 |
| | 2.2 | Pin Descriptions |
| 3 | Absol | ute Maximum Ratings |
| 4 | | ical Characteristics |
| 4 | | |
| | 4.1 4.2 | General Parameters |
| | 4.Z 4.3 | IO-Link Channels |
| | 4.3 4.4 | Oscillator |
| | 4.5 | Digital Pads |
| | 4.6 | Serial Peripheral Interface |
| | 4.7 | Current Sensing |
| | 4.8 | Monitoring Thresholds |
| | 4.9 | LEDs |
| 5 | Funct | ional Description6 |
| | 5.1 | Clocking |
| | 5.2 | Operational Modes |
| | 5.2.1 | Standard I/O (SIO) |
| | 5.2.2 | UART |
| | 5.2.3 | Frame Handler 6 |
| | 5.3 | Interrupt Handling 8 |
| | 5.3.1 | Mode 18 |
| | 5.3.2 | Mode 2 9 |
| | 5.3.3 | Interrupt Masking9 |
| | 5.4 | Protection Features9 |
| | 5.4.1 | Current Sensing9 |
| | 5.4.2 | Voltage/Temperature Monitoring 11 |
| | 5.5 | Additional IO-Link Features 11 |
| | 5.5.1 | Automated Wake-Up11 |
| | 5.5.2 | Cycle Timer11 |
| | 5.5.3 | Channel Synchronization 11 |
| | 5.5.4 | LED Drivers |
| | 5.6 | Serial Peripheral Interface |
| | 5.6.1 5.6.2 | MOSI Format 13 |
| | 5.6.3 | MISO Format |
| | 5.6.4 | MISO Status Nibble 14 |
| | 5.7 | Register Descriptions |
| | 5.7.1 | Register Overview |
| | 5.7.2 | MODE1/2 (0x20/0x40) |
| | 5.7.3 | OVLD1/2 (0x21/0x41) |
| | | |

| | 5.7.4 | SHRT1/2 (0x22/0x42) 16 |
|----|-----------|-------------------------------------|
| | 5.7.5 | SIO1/2 (0x23/0x43) 17 |
| | 5.7.6 | UART1/2 (0x24/0x44) 17 |
| | 5.7.7 | FHC1/2 (0x25/0x45) 17 |
| | 5.7.8 | OD1/2 (0x26/0x46) 18 |
| | 5.7.9 | MPD1/2 (0x27/0x47) 18 |
| | 5.7.10 | DPD1/2 (0x28/0x48) 18 |
| | 5.7.11 | CYCT1/2 (0x29/0x49) 18 |
| | 5.7.12 | FHD1/2 (0x2A/0x4A) 18 |
| | 5.7.13 | BLVL1/2 (0x2B/0x4B) 19 |
| | 5.7.14 | IMSK1/2 (0x2C/0x4C) 19 |
| | 5.7.15 | LSEQ1/2 (0x2D/0x4D) 19 |
| | 5.7.16 | LHLD1/2 (0x2E/0x4E) 19 |
| | 5.7.17 | CFG1/2 (0x2F/0x4F) 20 |
| | 5.7.18 | TRSH1/2 (0x30/0x50) 20 |
| | 5.7.19 | STAT (0x60) 20 |
| | 5.7.20 | SMSK (0x61) 21 |
| | 5.7.21 | SYNC (0x62) 21 |
| | 5.7.22 | PROT (0x63) |
| | 5.7.23 | INT (0x64) 22 |
| | 5.7.24 | REV (0x70) 22 |
| 6 | Applica | ation Notes 23 |
| | 6.1 | Gate Drivers / External Sense |
| | 6.2 | No Gate Drivers / Internal Sense 24 |
| 7 | Packa | ge Outline 25 |
| | 7.1 | QFN48 Package 25 |
| | | QFN24 Package |
| 8 | Tape a | and Reel Information 27 |
| | 8.1 | Tape QFN48 Package 27 |
| | | Tape QFN24 Package |
| | | Reel Information |
| 9 | Orderii | ng Information 28 |
| 1(|) Revisio | on History |
| 11 | | nts |