

CCA1224

Bus Interface IC (Driver, Receiver)

CREATIVE CHIPS GmbH

Product Data Sheet

DS0070

Revision 1.2 / April 2015

1 GENERAL DESCRIPTION

The CCA1224 is a bus interface IC with driver and receiver function. The bus driver provides two or combined inputs and a differential current bus output. The receiver uses the driver outputs as input and delivers the signal to an open collector output. This device is functional and pin compatible to the obsolete part no. HA12240.

Typical applications are automotive audio equipment controllers.

1.1 FEATURES

- Two or combined data inputs (3.3 V and 5.0 V)
- Hysteresis input comparator
- Current drive output typ. 3.8 mA
- Hysteresis comparator for receiver
- Wide receiver common-mode input range of 0 to 5V typ.
- Open collector receiver output
- Operating VCC 5 V ± 0.5 V
- Standby function ($I_{VCC} < 1 \mu A$)
- ESD protection 2 kV on all IO pins
- SOP8 package
- Automotive qualified (AECQ100)

1.2 SCHEMATIC




Figure 1 - Block Diagram

2 PINOUT

2.1 PACKAGE SOP8




Figure 2 – Package SOP8 (3.9x4.9 mm)

2.2 PIN DESCRIPTIONS

Table 1 - Pin Descriptions

Symbol	Pin no.	Type	Description	Schematic
IN1	1	IN	Data input 1	
ROUT	2	OUT	Receiver output (open collector)	
IN2	3	IN	Data input 2	
GND	4	PWR	Ground	
BUSM	5	IN/OUT	Minus bus driver output, receiver input	
BUSB	6	IN/OUT	Plus bus driver output, receiver input	
VCC	7	PWR	Voltage supply	
STB	8	IN	Stand by input: H => operating mode; L => standby mode	

3 ABSOLUTE MAXIMUM RATINGS

Table 2 - Absolute Maximum Ratings

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Power supply voltage	VCC		-0.3		7	V
Input voltages		All Pins	-0.3		VCC+0.3	V
Storage temperature	$\theta_{STORAGE}$		-55		150	°C
Soldering Temperature	θ_{SOLDER}	12 s max			260	°C

Functional operation is only guaranteed within operating conditions listed under "Electrical Characteristics". Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability. Exposure to conditions beyond those ratings may cause permanent damage to the device.

4 ELECTRICAL CHARACTERISTICS

Electrical characteristics are valid for the whole specified temperature range and VCC and STB = 4.5 V to 5.5 V, if not otherwise noted.

4.1 GENERAL PARAMETERS

Table 3 - General Parameters

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Supply Voltage	VCC		4.5	5	5.5	V
Supply Current	I _{VCC}		0.8		8.5	mA
Operating Temperature	θ_{AMB}		-40		105	°C
Thermal Resistance Ambient	θ_{JA_SOPN-8}	Junction to Ambient		100		K/W

4.2 DRIVER

Table 4 - Driver

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
High-level input voltage IN1	V _{IHS1}	V1 = 0 V → 5 V; V3 = 0 V; V6 – V5 = 110 mV ↑	2.1			V
Low-level input voltage IN1	V _{ILS1}	V1 = 5 V → 0 V; V3 = 0 V; V6 – V5 = 30 mV ↓			1.65	V
High-level input current IN1	I _{IHS1}	V1 = 5 V	-1	0	1	µA
Low-level input current IN1	I _{ILS1}	V1 = 0 V	-1	0.1	1	µA
High-level input voltage IN2	V _{IHS2}	V3 = 0 V → 5 V; V1 = 0 V; V6 – V5 = 110 mV ↑	2.1			V
Low-level input voltage IN2	V _{ILS2}	V3 = 5 V → 0 V; V1 = 0 V; V6 – V5 = 30 mV ↓			1.65	V
High-level input current IN2	I _{IHS2}	V3 = 5 V	-1	0	1	µA
Low-level input current IN2	I _{ILS2}	V3 = 0 V	-1	0.1	1	µA
High-level output voltage BUSP	V _{OHD P}	V1 or V3 > 2.1 V	1.8	2.5	3.2	V
Low-level output voltage BUSM	V _{OHD M}	V1 or V3 > 2.1 V	1.8	2.5	3.2	V
High-level output current (BUSP out; BUSM in)	I _{OH}	V1 or V3 > 2.1 V	3.1	3.8	4.5	mA
Low-level output voltage BUSP, BUSM	V _{OLD}	V1 and V3 < 1.65 V	2.3	2.5	2.7	V

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Driver output resistance	R_O	$V1 \text{ or } V3 > 2.1 \text{ V Fehler!}$ Verweisquelle konnte nicht gefunden werden.. 3; measure I_{61} at $V6 = V_{OLD} + 0.3 \text{ V}$ then measure I_{62} at $V6 = V_{OLD} - 0.3 \text{ V}; R_O = 0.6 \text{ V} / (I_{61} - I_{62})$	5	10	15	$\text{k}\Omega$
Driver delay time low -> high	T_{DDR}	$V1 = 4.5 \text{ V} \uparrow; V6 - V5 = 110 \text{ mV} \uparrow;$		80	150	ns
Driver delay time high -> low	T_{DDF}	$V1 = 0.5 \text{ V} \downarrow; V6 - V5 = 30 \text{ mV} \downarrow;$		40	70	ns

4.3 RECEIVER

Table 5 - Receiver

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
High-level input voltage at low common-mode BUSP-BUSM	V_{IH1}	$V6 = 0 \text{ V} \rightarrow 5 \text{ V}; V5 = 0 \text{ V}; V1 = 0 \text{ V}; V3 = 0 \text{ V}; V2 = 4 \text{ V} \uparrow; V_{IH1} = V6 - V5$	45	80	110	mV
High-level input voltage at high common-mode BUSP-BUSM	V_{IH2}	$V6 = 0 \text{ V} \rightarrow 5 \text{ V}; V5 = 4.5 \text{ V}; V1 = 0 \text{ V}; V3 = 0 \text{ V}; V2 = 4 \text{ V} \uparrow; V_{IH2} = V6 - V5$	45	80	110	mV
Low-level input voltage at low common-mode BUSP-BUSM	V_{IL1}	$V6 = 5 \text{ V} \rightarrow 0 \text{ V}; V5 = 0 \text{ V}; V1 = 0 \text{ V}; V3 = 0 \text{ V}; V2 = 1 \text{ V} \downarrow; V_{IL1} = V6 - V5$	30	50	95	mV
High-level input voltage at high common-mode BUSP-BUSM	V_{IL2}	$V6 = 5 \text{ V} \rightarrow 0 \text{ V}; V5 = 4.5 \text{ V}; V1 = 0 \text{ V}; V3 = 0 \text{ V}; V2 = 1 \text{ V} \downarrow; V_{IL2} = V6 - V5$	30	50	95	mV
Input hysteresis voltage at low common-mode BUSP-BUSM	V_{IHYS1}	$V_{IHYS1} = V_{IH1} - V_{IL1}$	15	30	45	mV
Input hysteresis voltage at high common-mode BUSP-BUSM	V_{IHYS2}	$V_{IHYS2} = V_{IH2} - V_{IL2}$	15	30	45	mV
High-level common-mode input voltage BUSM	V_{HCOM}	$V5 = 0 \text{ V} \rightarrow 5 \text{ V}; V1 = 0 \text{ V}; V3 = 0 \text{ V}; V_{HCOM} = V5 \text{ when } V2 = 4 \text{ V} \downarrow; V6 - V5 = 110 \text{ mV}$	4.5			V
Low-level common-mode input voltage BUSM	V_{LCOM}	$V5 = 0 \text{ V} \rightarrow 5 \text{ V}; V1 = 0 \text{ V}; V3 = 0 \text{ V}; V_{HCOM} = V5 \text{ when } V4 = 1 \text{ V} \uparrow; V6 - V5 = 30 \text{ mV}$	5			V
Receiver input resistance	R_I	$V1 \text{ and } V3 < 1.65 \text{ V Fehler!}$ Verweisquelle konnte nicht gefunden werden.. 3; measure I_{63} at $V6 = V_{OLD} + 0.3 \text{ V}$ then measure I_{64} at $V6 = V_{OLD} - 0.3 \text{ V}; R_I = 0.6 \text{ V} / (I_{63} - I_{64})$	25	35	45	$\text{k}\Omega$
High-level receiver output leakage current ROUT	I_{ROH}	$V1 = 5 \text{ V}; V3 = 0 \text{ V}; V2 = 5 \text{ V}$	-1	0	1	μA
Standby 1 receiver output leakage current ROUT	I_{ROS1}	$V1 = 0 \text{ V}; V3 = 0 \text{ V}; V8 = 0 \text{ V}; VCC = 0 \text{ V}; V2 = 5 \text{ V}$	-1	0	1	μA
Standby 2 receiver output leakage current ROUT	I_{ROS2}	$V1 = 0 \text{ V}; V3 = 0 \text{ V}; V8 = 0 \text{ V}; V2 = 5 \text{ V}$	-1	0	1	μA
Low-level 1 receiver output voltage ROUT	V_{ROL1}	$V1 = 0 \text{ V}; V3 = 0 \text{ V}; I2 = 1.5 \text{ mA}$			0.6	V
Low-level 2 receiver output voltage ROUT	V_{ROL2}	$V1 = 0 \text{ V}; V3 = 0 \text{ V}; I2 = 200 \mu\text{A}$			0.3	V
Receiver delay time low -> high	T_{RDR}	$V6 - V5 = 110 \text{ mV} \uparrow; V2 = 4.5 \text{ V} \uparrow$		600	700	ns
Receiver delay time high -> low	T_{RDF}	$V6 - V5 = 30 \text{ mV} \downarrow; V2 = 0.5 \text{ V} \downarrow$		110	150	ns

4.4 BIAS AND VCC

Table 6 - BIAS and VCC

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Quiescent current high V _{CC}	I _{CCH}	V1 or V3 > 2.1 V	3		8.5	mA
Quiescent current low V _{CC}	I _{CCL}	V1 and V3 < 1.65 V	0.8		1.8	mA
Standby driver output leakage current BUSP	I _{DOS}	V8 = 0 V; V1 or V3 > 2.1 V; V6 = 5 V	-1		1	µA
Standby supply leakage current V _{CC}	I _{VCCS}	V8 = 0 V; V1 or V3 > 2.1 V;	-1		1	µA
Standby high-level input voltage STB	V _{STBH}	V8 = 0 V -> 5 V; V1 = 0 V; V3 = 0 V; V _{STBH} = V8 when V5, V6 = 2.3 V ↑	0.9		2	V
Standby low-level input voltage STB	V _{STBL}	V8 = 5 V -> 0 V; V1 = 5 V; V3 = 0 V; V _{STBL} = V8 when I _{VCC} = 1 µA ↓	0.9		2	V
Standby high-level input current STB	I _{STBH}	V8 = 5 V; V1 = 5 V; V3 = 0 V;		50	100	µA
Standby low-level input current STB	I _{STBL}	V8 = 0 V; V1 = 5 V; V3 = 0 V;	-1	0	1	µA




Figure 3 - Measurement Circuits

5 FUNCTIONAL DESCRIPTION

5.1 DRIVER

The "Driver block" has two inputs and a differential current output. The inputs IN1 (Pin 1) and IN2 (Pin 3) are "or"-connected and their switching level and hysteresis are 3.3V and 5V compatible. The output BUSP (Pin 6) delivers a source current and BUSM (Pin 5) delivers a sink current of the same amount, so that with an external 60 Ohm Resistor between BUSP and BUSM the differential voltage is 230 mV (high) and 0 mV (low). The common-mode voltage is about 2.5 V, but the output can withstand external voltage up to V_{CC} + 0.3V.

5.2 RECEIVER

The "Receiver block" has a differential voltage input and an open collector output. It share the Pins BUSP (Pin 6) and BUSM (Pin 5) with the driver block, but for the receiver block they are the differential voltage input. They have a large common-mode operating voltage from 0 V to 4.5 V and can withstand external voltage up to $V_{CC} + 0.3V$. The receiver output ROUT is open collector, so that the supply voltage for the external resistor at this Pin determines the following logic level.

5.3 BIAS

The "Bias block" delivers an internal reference voltage (2.5 V), several reference currents and the chance with the signal of Pin STB (Pin 8) to activate or deactivate the supply for all function blocks, so that in the standby mode ($V(STB) < 0.9 V$) the power supply current falls to less than $1\mu A$.

6 APPLICATION NOTES




Figure 4 - Application

7 PACKAGE OUTLINE

7.1 SOP8 PACKAGE




Figure 5 - SOP8 Package

Symbol	A	A1	A2	b	C	D	E	E1	e	L	h	θ°
Min	--	0.10	1.25	0.31	0.10	4.90	6.00	3.90	1.27	0.40	0.25	5.15
Max	1.75	0.25	--	0.51	0.25	BSC.	BSC.	BSC.	BSC.	1.27	0.50	5.25

NOTES:

- 1.JEDEC OUTLINE : MS-012 AA REV.F (STANDARD)
MS-012 BA REV.F (THERMAL)
- 2.DIMENSIONS "D" DOES NOT INCLUDE MOLD FLASH,
PROTRUSIONS OR GATE BURRS.MOLD FLASH, PROTRUSIONS
AND GATE BURRS SHALL NOT EXCEED 0.15mm.
PER SIDE.
- 3.DIMENSIONS "E1" DOES NOT INCLUDE INTER-LEAD FLASH,
OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS
SHALL NOT EXCEED 0.25mm PER SIDE.

8 TAPE AND REEL INFORMATION

8.1 TAPE INFORMATION






Figure 6 - Tape Information

8.2 REEL INFORMATION



Note: Drive spokes optional; if used, dimensions B and D shall apply.

Figure 7 - Reel Information

Table 7 - Reel Dimensions

Symbol	A	B	C	D	W ₁
Minimal	-	1.5	12.8	20.2	13.25
Typical	-	-	13.0	-	-
Maximum	330	-	13.5	-	13.75

9 ORDERING INFORMATION

Table 8 - Ordering Information

Part	Order No.	Package	Delivery	Quantity
CCA1224	CCA1224_SO-P8	SOPN-8	Tape & Reel	3.800 parts per reel

10 REVISION HISTORY

Revision	Date	Author	Item
V1.0	28.08.2014	mh	first release
V1.1	25.03.2015	mh	Changes in timing and bus
V1.2	30.04.2015	AS	Change of part number
V1.2	24.07.2015	Kw	Updated form

CREATIVE CHIPS GmbH
Im Bubenstück 1
55411 Bingen am Rhein
Germany

Website: www.creativechips.com
E-Mail: info@creativechips.com
Phone: +49 (0) 6721 / 987 22-0
Fax: +49 (0) 6721 / 987 22-70

CREATIVE CHIPS GmbH reserves the right to make changes without further notice to any products herein to improve reliability, function or design. CREATIVE CHIPS does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others. These products are not authorized for use as critical components in life support devices or systems without the express written approval of CREATIVE CHIPS. Reproduction of parts or of all of the content in any form of this specification is only permitted after written authorization with definite references. CREATIVE CHIPS does not guarantee the suitability of the specified product for particular applications. System properties are not assured. CREATIVE CHIPS is not liable for possible patent, copyright or trademark infringements, as well as damages that arise from any kind of usage through third parties.

11 CONTENTS

1	General Description.....	1
1.1	Features	1
1.2	Schematic.....	1
2	Pinout	2
2.1	Package SOP8.....	2
2.2	Pin Descriptions	2
3	Absolute Maximum Ratings.....	3
4	Electrical Characteristics.....	3
4.1	General Parameters.....	3
4.2	Driver	3
4.3	Receiver.....	4
4.4	BIAS and VCC	5
5	Functional Description	5
5.1	Driver	5
5.2	Receiver	6
5.3	BIAS.....	6
6	Application Notes	6
7	Package Outline.....	7
7.1	SOP8 Package.....	7
8	Tape and Reel Information.....	8
8.1	Tape Information	8
8.2	Reel Information	9
9	Ordering Information.....	9
10	Revision History	10
11	Contents	11