

# **EC21** Hardware Design

#### **LTE Standard Module Series**

Rev. EC21\_Hardware\_Design\_V1.6

Date: 2019-04-30

Status: Released



Our aim is to provide customers with timely and comprehensive service. For any assistance, please contact our company headquarters:

#### **Quectel Wireless Solutions Co., Ltd.**

7th Floor, Hongye Building, No.1801 Hongmei Road, Xuhui District, Shanghai 200233, China

Tel: +86 21 5108 6236 Email: info@quectel.com

#### Or our local office. For more information, please visit:

http://www.quectel.com/support/sales.htm

#### For technical support, or to report documentation errors, please visit:

http://www.quectel.com/support/technical.htm

Or email to: <a href="mailto:support@quectel.com">support@quectel.com</a>

#### **GENERAL NOTES**

QUECTEL OFFERS THE INFORMATION AS A SERVICE TO ITS CUSTOMERS. THE INFORMATION PROVIDED IS BASED UPON CUSTOMERS' REQUIREMENTS. QUECTEL MAKES EVERY EFFORT TO ENSURE THE QUALITY OF THE INFORMATION IT MAKES AVAILABLE. QUECTEL DOES NOT MAKE ANY WARRANTY AS TO THE INFORMATION CONTAINED HEREIN, AND DOES NOT ACCEPT ANY LIABILITY FOR ANY INJURY, LOSS OR DAMAGE OF ANY KIND INCURRED BY USE OF OR RELIANCE UPON THE INFORMATION. ALL INFORMATION SUPPLIED HEREIN IS SUBJECT TO CHANGE WITHOUT PRIOR NOTICE.

#### COPYRIGHT

THE INFORMATION CONTAINED HERE IS PROPRIETARY TECHNICAL INFORMATION OF QUECTEL WIRELESS SOLUTIONS CO., LTD. TRANSMITTING, REPRODUCTION, DISSEMINATION AND EDITING OF THIS DOCUMENT AS WELL AS UTILIZATION OF THE CONTENT ARE FORBIDDEN WITHOUT PERMISSION. OFFENDERS WILL BE HELD LIABLE FOR PAYMENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF A PATENT GRANT OR REGISTRATION OF A UTILITY MODEL OR DESIGN.

Copyright © Quectel Wireless Solutions Co., Ltd. 2019. All rights reserved.



# **About the Document**

# **History**

Revision	Date	Author	Description		
1.0	2016-04-15	Yeoman CHEN	Initial		
1.1	2016-09-22	Yeoman CHEN/ Frank WANG/ Lyndon LIU	<ol> <li>Updated frequency bands in Table 1.</li> <li>Updated transmitting power, supported maximum baud rate of main UART, supported internet protocols, supported USB drivers of USB interface, and temperature range in Table 2.</li> <li>Updated timing of turning on module in Figure 12.</li> <li>Updated timing of turning off module in Figure 13.</li> <li>Updated timing of resetting module in Figure 16.</li> <li>Updated main UART supports baud rate in Chapter 3.11.</li> <li>Added notes for ADC interface in Chapter 3.13.</li> <li>Updated GNSS Performance in Table 21.</li> <li>Updated operating frequencies of module in Table 23.</li> <li>Added current consumption in Chapter 6.4.</li> <li>Updated RF output power in Chapter 6.5.</li> <li>Added RF receiving sensitivity in Chapter 6.6.</li> </ol>		
1.2	2016-11-04	Lyndon LIU/ Michael ZHANG	<ol> <li>Added SGMII and WLAN interfaces in Table 2.</li> <li>Updated function diagram in Figure 1.</li> <li>Updated pin assignment (Top View) in Figure 2.</li> <li>Added description of SGMII and WLAN interfaces in Table 4.</li> <li>Added SGMII interface in Chapter 3.17.</li> <li>Added WLAN interface in Chapter 3.18.</li> <li>Added USB_BOOT interface in Chapter 3.19.</li> <li>Added reference design of RF layout in Chapter 5.1.4.</li> <li>Added current consumption of EC21-V in Chapter</li> </ol>		



			6.4
			10. Added note about SIMO in Chapter 6.6.
			Updated frequency bands in Table 1.
			2. Updated function diagram in Figure 1.
			3. Updated pin assignment (top view) in Figure 2.
			4. Added BT interface in Chapter 3.18.2.
			5. Updated reference circuit of wireless connectivity
4.0	2017-01-24	Lyndon LIU/	interfaces with FC20 module in Figure 29.
1.3	2017-01-24	Rex WANG	<ul><li>6. Updated GNSS performance in Table 24.</li><li>7. Updated module operating frequencies in Table 26.</li></ul>
			<ol> <li>Opdated module operating frequencies in Table 26.</li> <li>Added EC21-AUV current consumption in Table 38.</li> </ol>
			<ul><li>9. Updated EC21-A conducted RF receiving sensitivity</li></ul>
			of in Table 42.
			10. Added EC21-J conducted RF receiving sensitivity in
			Table 48.
1.4	2017-03-01	Geely YANG	Deleted the LTE band TDD B41 of EC21-CT
			Updated functional diagram in Figure 1.
			2. Updated frequency bands in Table 1.
			3. Updated UMTS and GSM features in Table 2.
			4. Updated description of pin 40/136/137/138.
			5. Updated PWRKEY pulled down time to 500ms in
			chapter 3.7.1 and reference circuit in Figure 10.
			6. Updated reference circuit of (U)SIM interface in
			Figure 17&18.
			7. Updated reference circuit of USB interface in Figure
		Annice ZHANG/ Lyndon LIU/ Frank WANG	19.
			8. Updated PCM mode in Chapter 3.12.
			<ol> <li>Updated USB_BOOT reference circuit in Chapter</li> <li>3.20.</li> </ol>
1.5	2018-03-05		10. Added SD card interface in Chapter 3.13.
			11. Updated module operating frequencies in Table 26.
			12. Updated EC21 series modules current consumption
			in Chapter 6.5.
			13. Updated EC21 series modules conducted RF
			receiving sensitivity in Chapter 6.6.
			14. Added thermal consideration description in Chapter
			6.8.
			15. Updated dimension tolerance information in
			Chapter 7.
			16. Added storage temperature range in Table 2 and
			Chapter 6.3.
			17. Updated RF output power in Table 42.
			18. Updated antenna requirements in Table 29.



			19. Updated GPRS multi-slot classes in Table 55.
			20. Updated storage information in Chapter 8.1
			<ol> <li>Added new variants EC21-EU and related information.</li> </ol>
			<ol><li>Updated star structure of the power supply in Figure</li><li>8.</li></ol>
			<ol> <li>Updated power-on scenario of module in Figure 12.</li> </ol>
			<ul><li>4. Updated reference circuit with translator chip in</li></ul>
			Figure 20.
			<ol><li>Added timing sequence for entering into emergency</li></ol>
			download mode of USB_BOOT interface in Figure
			32.
			<ol><li>Updated GNSS frequency in Table 29.</li></ol>
			7. Updated antenna requirements in Table 30.
			8. Added EC21-EU current consumption in Table 41.
			9. Added EC21-EC current consumption in Table 42.
		Woody WU/	10. Updated EC21-E conducted RF receiving sensitivity
1.6	2019-04-30	Nathan LIU/	in Table 44.
		Frank WANG	11. Updated EC21-A conducted RF receiving sensitivity
			in Table 45.
			<ol> <li>Updated EC21-V conducted RF receiving sensitivity in Table 46.</li> </ol>
			13. Updated EC21-AUT conducted RF receiving
			sensitivity in Table 47.
			14. Updated EC21-AU conducted RF receiving
			sensitivity in Table 51.
			15. Added EC21-EU conducted RF receiving sensitivity
			in Table 52.
			16. Added EC21-EC conducted RF receiving sensitivity
			in Table 53.
			17. Updated recommended stencil thickness as
			0.18mm~0.20mm and reflow soldering thermal
			profile in Chapter 8.2.



# **Contents**

	bout the Document	
Co	contents	5
Tak	able Index	8
Fig	igure Index	10
1	Introduction	12
	1.1. Safety Information	13
2	Product Concept	14
	2.1. General Description	14
	2.2. Key Features	15
	2.3. Functional Diagram	18
	2.4. Evaluation Board	19
3	Application Interfaces	20
	3.1. General Description	20
	3.2. Pin Assignment	21
	3.3. Pin Description	22
	3.4. Operating Modes	34
	3.5. Power Saving	34
	3.5.1. Sleep Mode	
	3.5.1.1. UART Application	34
	3.5.1.2. USB Application with USB Remote Wakeup Function	tion35
	3.5.1.3. USB Application with USB Suspend/Resume and	
	3.5.1.4. USB Application without USB Suspend Function	37
	3.5.2. Airplane Mode	37
	3.6. Power Supply	38
	3.6.1. Power Supply Pins	38
	3.6.2. Decrease Voltage Drop	39
	3.6.3. Reference Design for Power Supply	40
	3.6.4. Monitor the Power Supply	40
	3.7. Power-on and off Scenarios	
	3.7.1. Turn on Module Using the PWRKEY	
	3.7.2. Turn off Module	
	3.7.2.1. Turn off Module Using the PWRKEY Pin	43
	3.7.2.2. Turn off Module Using AT Command	
	3.8. Reset Module	43
	3.9. (U)SIM Interface	45
	3.10. USB Interface	47
	3.11. UART Interfaces	
	3.12. PCM and I2C Interfaces	
	3.13. SD Card Interface	
	3.14. ADC Interfaces	55



	3.15. Network Status Indication	56
	3.16. STATUS	57
	3.17. Behaviors of RI	58
	3.18. SGMII Interface	59
	3.19. Wireless Connectivity Interfaces	61
	3.19.1. WLAN Interface	63
	3.19.2. BT Interface*	63
	3.20. USB_BOOT Interface	64
4	GNSS Receiver	66
	4.1. General Description	66
	4.2. GNSS Performance	66
	4.3. Layout Guidelines	67
5	Antenna Interfaces	68
	5.1. Main/Rx-diversity Antenna Interfaces	68
	5.1.1. Pin Definition	68
	5.1.2. Operating Frequency	68
	5.1.3. Reference Design of RF Antenna Interface	69
	5.1.4. Reference Design of RF Layout	70
	5.2. GNSS Antenna Interface	72
	5.3. Antenna Installation	74
	5.3.1. Antenna Requirement	74
	5.3.2. Recommended RF Connector for Antenna Installation	75
6	Electrical, Reliability and Radio Characteristics	
	6.1. Absolute Maximum Ratings	77
	6.2. Power Supply Ratings	78
	6.3. Operation and Storage Temperatures	78
	6.4. Current Consumption	79
	6.5. RF Output Power	89
	6.6. RF Receiving Sensitivity	90
	6.7. Electrostatic Discharge	95
	6.8. Thermal Consideration	95
7	Mechanical Dimensions	
	7.1. Mechanical Dimensions of the Module	98
	7.2. Recommended Footprint	100
	7.3. Design Effect Drawings of the Module	101
8	Storage, Manufacturing and Packaging	102
	8.1. Storage	102
	8.2. Manufacturing and Soldering	103
	8.3. Packaging	104
9	Appendix A References	106
10	Appendix B GPRS Coding Schemes	110



11	Appendix C GPRS Multi-slot Classes	.11	1
12	Appendix D EDGE Modulation and Coding Schemes	.11	3



# **Table Index**

TABLE 1: FREQUENCY BANDS OF EC21 SERIES MODULE	14
TABLE 2: KEY FEATURES OF EC21 MODULE	15
TABLE 3: I/O PARAMETERS DEFINITION	22
TABLE 4: PIN DESCRIPTION	22
TABLE 5: OVERVIEW OF OPERATING MODES	34
TABLE 6: VBAT AND GND PINS	
TABLE 7: PIN DEFINITION OF PWRKEY	41
TABLE 8: PIN DEFINITION OF RESET_N	44
TABLE 9: PIN DEFINITION OF (U)SIM INTERFACE	
TABLE 10: PIN DESCRIPTION OF USB INTERFACE	47
TABLE 11: PIN DEFINITION OF MAIN UART INTERFACE	49
TABLE 12: PIN DEFINITION OF DEBUG UART INTERFACE	
TABLE 13: LOGIC LEVELS OF DIGITAL I/O	
TABLE 14: PIN DEFINITION OF PCM AND I2C INTERFACES	52
TABLE 15: PIN DEFINITION OF SD CARD INTERFACE	54
TABLE 16: PIN DEFINITION OF ADC INTERFACES	
TABLE 17: CHARACTERISTIC OF ADC	
TABLE 18: PIN DEFINITION OF NETWORK CONNECTION STATUS/ACTIVITY INDICATOR	56
TABLE 19: WORKING STATE OF NETWORK CONNECTION STATUS/ACTIVITY INDICATOR	56
TABLE 20: PIN DEFINITION OF STATUS	57
TABLE 21: BEHAVIORS OF RI	
TABLE 22: PIN DEFINITION OF SGMII INTERFACE	59
TABLE 23: PIN DEFINITION OF WIRELESS CONNECTIVITY INTERFACES	61
TABLE 24: PIN DEFINITION OF USB_BOOT INTERFACE	
TABLE 25: GNSS PERFORMANCE	
TABLE 26: PIN DEFINITION OF RF ANTENNAS	
TABLE 27: MODULE OPERATING FREQUENCIES	68
TABLE 28: PIN DEFINITION OF GNSS ANTENNA INTERFACE	
TABLE 29: GNSS FREQUENCY	
TABLE 30: ANTENNA REQUIREMENTS	74
TABLE 31: ABSOLUTE MAXIMUM RATINGS	
TABLE 32: POWER SUPPLY RATINGS	
TABLE 33: OPERATION AND STORAGE TEMPERATURES	
TABLE 34: EC21-E CURRENT CONSUMPTION	
TABLE 35: EC21-A CURRENT CONSUMPTION	81
TABLE 36: EC21-V CURRENT CONSUMPTION	
TABLE 37: EC21-AUT CURRENT CONSUMPTION	
TABLE 38: EC21-AUV CURRENT CONSUMPTION	
TABLE 39: EC21-J CURRENT CONSUMPTION	
TABLE 40: EC21-KL CURRENT CONSUMPTION	
TABLE 41: EC21-EU CURRENT CONSUMPTION	85



TABLE 42: EC21-EC CURRENT CONSUMPTION TABLE 43: RF OUTPUT POWER	87
TABLE 43: RF OUTPUT POWER	89
TABLE 44: EC21-E CONDUCTED RF RECEIVING SENSITIVITY	90
TABLE 45: EC21-A CONDUCTED RF RECEIVING SENSITIVITY	91
TABLE 46: EC21-V CONDUCTED RF RECEIVING SENSITIVITY	91
TABLE 47: EC21-AUT CONDUCTED RF RECEIVING SENSITIVITY	91
TABLE 48: EC21-KL CONDUCTED RF RECEIVING SENSITIVITY	92
TABLE 49: EC21-J CONDUCTED RF RECEIVING SENSITIVITY	
TABLE 50: EC21-AUV CONDUCTED RF RECEIVING SENSITIVITY	92
TABLE 51: EC21-AU CONDUCTED RF RECEIVING SENSITIVITY	93
TABLE 52: EC21-EU CONDUCTED RF RECEIVING SENSITIVITY	94
TABLE 53: EC21-EC CONDUCTED RF RECEIVING SENSITIVITY	94
TABLE 54: ELECTROSTATICS DISCHARGE CHARACTERISTICS (25°C, 45% RELATIVE HUM	IDITY) 95
TABLE 55: RECOMMENDED THERMAL PROFILE PARAMETERS	103
TABLE 56: RELATED DOCUMENTS	106
TABLE 57: TERMS AND ABBREVIATIONS	
TABLE 58: DESCRIPTION OF DIFFERENT CODING SCHEMES	
TABLE 59: GPRS MULTI-SLOT CLASSES	111
TABLE 60: EDGE MODUL ATION AND CODING SCHEMES	113



# Figure Index

FIGURE 1: FUNCTIONAL DIAGRAM	18
FIGURE 2: PIN ASSIGNMENT (TOP VIEW)	21
FIGURE 3: SLEEP MODE APPLICATION VIA UART	35
FIGURE 4: SLEEP MODE APPLICATION WITH USB REMOTE WAKEUP	36
FIGURE 5: SLEEP MODE APPLICATION WITH RI	36
FIGURE 6: SLEEP MODE APPLICATION WITHOUT SUSPEND FUNCTION	37
FIGURE 7: POWER SUPPLY LIMITS DURING BURST TRANSMISSION	39
FIGURE 8: STAR STRUCTURE OF THE POWER SUPPLY	39
FIGURE 9: REFERENCE CIRCUIT OF POWER SUPPLY	40
FIGURE 10: TURN ON THE MODULE BY USING DRIVING CIRCUIT	41
FIGURE 11: TURN ON THE MODULE BY USING KEYSTROKE	
FIGURE 12: POWER-ON SCENARIO OF MODULE	
FIGURE 13: POWER-OFF SCENARIO OF MODULE	43
FIGURE 14: REFERENCE CIRCUIT OF RESET_N BY USING DRIVING CIRCUIT	44
FIGURE 15: REFERENCE CIRCUIT OF RESET_N BY USING BUTTON	
FIGURE 16: RESET SCENARIO OF MODULE	
FIGURE 17: REFERENCE CIRCUIT OF (U)SIM INTERFACE WITH AN 8-PIN (U)SIM CARD CONNE	
FIGURE 18: REFERENCE CIRCUIT OF (U)SIM INTERFACE WITH A 6-PIN (U)SIM CARD CONNEC	TOR. 46
FIGURE 19: REFERENCE CIRCUIT OF USB APPLICATION	
FIGURE 20: REFERENCE CIRCUIT WITH TRANSLATOR CHIP	
FIGURE 21: REFERENCE CIRCUIT WITH TRANSISTOR CIRCUIT	
FIGURE 22: PRIMARY MODE TIMING	
FIGURE 23: AUXILIARY MODE TIMING	52
FIGURE 24: REFERENCE CIRCUIT OF PCM APPLICATION WITH AUDIO CODEC	
FIGURE 25: REFERENCE CIRCUIT OF SD CARD INTERFACE	
FIGURE 26: REFERENCE CIRCUIT OF THE NETWORK INDICATOR	
FIGURE 27: REFERENCE CIRCUITS OF STATUS	
FIGURE 28: SIMPLIFIED BLOCK DIAGRAM FOR ETHERNET APPLICATION	60
FIGURE 29: REFERENCE CIRCUIT OF SGMII INTERFACE WITH PHY AR8033 APPLICATION	60
FIGURE 30: REFERENCE CIRCUIT OF WIRELESS CONNECTIVITY INTERFACES WITH FC20 MC	DULE
	62
FIGURE 31: REFERENCE CIRCUIT OF USB_BOOT INTERFACE	
FIGURE 32: TIMING SEQUENCE FOR ENTERING INTO EMERGENCY DOWNLOAD MODE	
FIGURE 33: REFERENCE CIRCUIT OF RF ANTENNA INTERFACE	
FIGURE 34: MICROSTRIP DESIGN ON A 2-LAYER PCB	
FIGURE 35: COPLANAR WAVEGUIDE DESIGN ON A 2-LAYER PCB	
FIGURE 36: COPLANAR WAVEGUIDE DESIGN ON A 4-LAYER PCB (LAYER 3 AS REFERENCE G	
FIGURE 37: COPLANAR WAVEGUIDE DESIGN ON A 4-LAYER PCB (LAYER 4 AS REFERENCE G	ROUND)
	72



FIGURE 38: REFERENCE CIRCUIT OF GNSS ANTENNA	73
FIGURE 39: DIMENSIONS OF THE U.FL-R-SMT CONNECTOR (UNIT: MM)	75
FIGURE 40: MECHANICALS OF U.FL-LP CONNECTORS	75
FIGURE 41: SPACE FACTOR OF MATED CONNECTOR (UNIT: MM)	76
FIGURE 42: REFERENCED HEATSINK DESIGN (HEATSINK AT THE TOP OF THE MODULE)	96
FIGURE 43: REFERENCED HEATSINK DESIGN (HEATSINK AT THE BOTTOM OF CUSTOMERS' PCB	3) . 96
FIGURE 44: MODULE TOP AND SIDE DIMENSIONS	98
FIGURE 45: MODULE BOTTOM DIMENSIONS (BOTTOM VIEW)	99
FIGURE 46: RECOMMENDED FOOTPRINT (TOP VIEW)	100
FIGURE 47: TOP VIEW OF THE MODULE	101
FIGURE 48: BOTTOM VIEW OF THE MODULE	101
FIGURE 49: REFLOW SOLDERING THERMAL PROFILE	103
FIGURE 50: TAPE AND REEL SPECIFICATIONS	105



# 1 Introduction

This document defines the EC21 module and describes its air interface and hardware interfaces which are connected with customers' applications.

This document can help customers quickly understand module interface specifications, electrical and mechanical details, as well as other related information of EC21 module. To facilitate its application in different fields, relevant reference design is also provided for customers' reference. Associated with application note and user guide, customers can use EC21 module to design and set up mobile applications easily.



### 1.1. Safety Information

The following safety precautions must be observed during all phases of operation, such as usage, service or repair of any cellular terminal or mobile incorporating EC21 module. Manufacturers of the cellular terminal should send the following safety information to users and operating personnel, and incorporate these guidelines into all manuals supplied with the product. If not so, Quectel assumes no liability for customers' failure to comply with these precautions.



Full attention must be given to driving at all times in order to reduce the risk of an accident. Using a mobile while driving (even with a handsfree kit) causes distraction and can lead to an accident. Please comply with laws and regulations restricting the use of wireless devices while driving.



Switch off the cellular terminal or mobile before boarding an aircraft. The operation of wireless appliances in an aircraft is forbidden to prevent interference with communication systems. If the device offers an Airplane Mode, then it should be enabled prior to boarding an aircraft. Please consult the airline staff for more restrictions on the use of wireless devices on boarding the aircraft.



Wireless devices may cause interference on sensitive medical equipment, so please be aware of the restrictions on the use of wireless devices when in hospitals, clinics or other healthcare facilities.



Cellular terminals or mobiles operating over radio signals and cellular network cannot be guaranteed to connect in all possible conditions (for example, with unpaid bills or with an invalid (U)SIM card). When emergent help is needed in such conditions, please remember using emergency call. In order to make or receive a call, the cellular terminal or mobile must be switched on in a service area with adequate cellular signal strength.



The cellular terminal or mobile contains a transmitter and receiver. When it is ON, it receives and transmits radio frequency signals. RF interference can occur if it is used close to TV set, radio, computer or other electric equipment.



In locations with potentially explosive atmospheres, obey all posted signs to turn off wireless devices such as your phone or other cellular terminals. Areas with potentially explosive atmospheres include fuelling areas, below decks on boats, fuel or chemical transfer or storage facilities, areas where the air contains chemicals or particles such as grain, dust or metal powders, etc.



# **2** Product Concept

## 2.1. General Description

EC21 is a series of LTE-FDD/LTE-TDD/WCDMA/GSM wireless communication module with receive diversity. It provides data connectivity on LTE-FDD, LTE-TDD, DC-HSDPA, HSPA+, HSDPA, HSUPA, WCDMA, EDGE and GPRS networks. It also provides GNSS<sup>1)</sup> and voice functionality<sup>2)</sup> for customers' specific applications. EC21 contains 10 variants: EC21-E, EC21-A, EC21-V, EC21-AU, EC21-EU, EC21-EC, EC21-AUT, EC21-AUV, EC21-J and EC21-KL. Customers can choose a dedicated type based on the region or operator. The following table shows the frequency bands of EC21 series module.

Table 1: Frequency Bands of EC21 Series Module

Modules <sup>2)</sup>	LTE Bands	WCDMA Bands	GSM Bands	Rx- diversity	GNSS <sup>1)</sup>
EC21-E	FDD: B1/B3/B5/B7/B8/B20	B1/B5/B8	900/1800	Υ	
EC21-A	FDD: B2/B4/B12	B2/B4/B5	N	Υ	
EC21-V	FDD: B4/B13	N	N	Υ	GPS,
EC21-AU <sup>3)</sup>	FDD: B1/B2/B3/B4/B5/B7/B8/ B28 TDD: B40	B1/B2/B5/B8	850/900/ 1800/1900	Υ	GLONASS, BeiDou/ Compass, Galileo,
EC21-EU	FDD: B1/B3/B7/B8/B20/B28A	B1/B8	900/1800	Υ	QZSS
EC21-EC	FDD: B1/B3/B7/B8/B20/B28A	B1/B8	900/1800	Υ	
EC21-AUT	FDD: B1/B3/B5/B7/B28	B1/B5	N	Υ	_
EC21-AUV	FDD: B1/B3/B5/B8/B28	B1/B5/B8	N	Υ	N
EC21-J	FDD: B1/B3/B8/B18/B19/B26	N	N	Υ	N
EC21-KL	FDD: B1/B3/B5/B7/B8	N	N	Υ	N



#### **NOTES**

- 1. 1) GNSS function is optional.
- 2. <sup>2)</sup> EC21 series module contains **Telematics** version and **Data-only** version. **Telematics** version supports voice and data functions, while **Data-only** version only supports data function.
- 3. 3) B2 band on EC21-AU module does not support Rx-diversity.
- 4. Y = Supported. N = Not supported.

With a compact profile of  $29.0 \text{mm} \times 32.0 \text{mm} \times 2.4 \text{mm}$ , EC21 can meet almost all requirements for M2M applications such as automotive, metering, tracking system, security, router, wireless POS, mobile computing device, PDA phone, tablet PC, etc.

EC21 is an SMD type module which can be embedded into applications through its 144-pin pads, including 80 LCC signal pads and 64 LGA pads.

## 2.2. Key Features

The following table describes the detailed features of EC21 module.

Table 2: Key Features of EC21 Module

Features	Details
Dower Supply	Supply voltage: 3.3V~4.3V
Power Supply	Typical supply voltage: 3.8V
	Class 4 (33dBm±2dB) for GSM850
	Class 4 (33dBm±2dB) for EGSM900
	Class 1 (30dBm±2dB) for DCS1800
	Class 1 (30dBm±2dB) for PCS1900
	Class E2 (27dBm±3dB) for GSM850 8-PSK
Transmitting Power	Class E2 (27dBm±3dB) for EGSM900 8-PSK
	Class E2 (26dBm±3dB) for DCS1800 8-PSK
	Class E2 (26dBm±3dB) for PCS1900 8-PSK
	Class 3 (24dBm+1/-3dB) for WCDMA bands
	Class 3 (23dBm±2dB) for LTE-FDD bands
	Class 3 (23dBm±2dB) for LTE-TDD bands
	Support up to non-CA Cat 1 FDD and TDD
	Support 1.4MHz~20MHz RF bandwidth
LTE Features	Support MIMO in DL direction
	LTE-FDD: Max 10Mbps (DL)/Max 5Mbps (UL)
	LTE-TDD: Max 8.96Mbps (DL)/Max 3.1Mbps (UL)



Support 3GPP R8 DC-HSDPA, HSPA+, HSDPA, HSUPA and WCDMA Support QPSK, 16-QAM and 64-QAM modulation DC-HSDPA: Max 42Mbps (DL) HSUPA: Max 5.76Mbps (UL) WCDMA: Max 384Kbps (DL)/Max 384Kbps (UL)
GPRS: Support GPRS multi-slot class 33 (33 by default) Coding scheme: CS-1, CS-2, CS-3 and CS-4 Max 107Kbps (DL)/Max 85.6Kbps (UL) EDGE: Support EDGE multi-slot class 33 (33 by default) Support GMSK and 8-PSK for different MCS (Modulation and Coding Scheme) Downlink coding schemes: CS 1-4 and MCS 1-9 Uplink coding schemes: CS 1-4 and MCS 1-9 Max 296Kbps (DL)/Max 236.8Kbps (UL)
Support TCP/UDP/PPP/FTP/HTTP/NTP/PING/QMI/NITZ/CMUX*/HTTPS*/ SMTP/MMS*/FTPS*/SMTPS*/SSL*/FILE* protocols Support PAP (Password Authentication Protocol) and CHAP (Challenge Handshake Authentication Protocol) protocols which are usually used for PPP connections
Text and PDU mode Point to point MO and MT SMS cell broadcast SMS storage: ME by default
Support USIM/SIM card: 1.8V, 3.0V
Support one digital audio interface: PCM interface GSM: HR/FR/EFR/AMR/AMR-WB WCDMA: AMR/AMR-WB LTE: AMR/AMR-WB Support echo cancellation and noise suppression
Used for audio function with external codec Support 16-bit linear data format Support long frame synchronization and short frame synchronization Support master and slave modes, but must be the master in long frame synchronization
Compliant with USB 2.0 specification (slave only); the data transfer rate can reach up to 480Mbps  Used for AT command communication, data transmission, GNSS NMEA output, software debugging, firmware upgrade and voice over USB Support USB serial drivers for: Windows 7/8/8.1/10, Windows CE 5.0/6.0/7.0*, Linux 2.6/3.x/4.1~4.14, Android 4.x/5.x/6.x/7.x/8.x/9.x, etc.



	Main UART: Used for AT command communication and data transmission
LIADTI ( (	Baud rates reach up to 921600bps, 115200bps by default
UART Interfaces	Support RTS and CTS hardware flow control
	Debug UART:
	Used for Linux console and log output
	115200bps baud rate
SD Card Interface	Support SD 3.0 protocol
SGMII Interface	Support 10M/100M/1000M Ethernet work mode
Wireless Connectivity Interfaces	Support a low-power SDIO 3.0 interface for WLAN and UART/PCM interface for Bluetooth*
Rx-diversity	Support LTE/WCDMA Rx-diversity
01100 5	Gen8C Lite of Qualcomm
GNSS Features	Protocol: NMEA 0183
AT Commands	Compliant with 3GPP TS 27.007, 27.005 and Quectel enhanced AT commands
Network Indication	Two pins including NET_MODE and NET_STATUS to indicate network connectivity status
Antenna Interfaces	Including main antenna interface (ANT_MAIN), Rx-diversity antenna interface (ANT_DIV) and GNSS antenna interface (ANT_GNSS)
Physical Characteristics	Size: (29.0±0.15)mm × (32.0±0.15)mm × (2.4±0.2)mm
- Tryoroai Onaraotonotico	Weight: approx. 4.9g
	Operation temperature range: -35°C ~ +75°C¹)
Temperature Range	Extended temperature range: -40°C ~ +85°C <sup>2)</sup>
	Storage temperature range: -40°C ~ +90°C
Firmware Upgrade	USB interface or DFOTA*
RoHS	All hardware components are fully compliant with EU RoHS directive

#### **NOTES**

- 1. 1) Within operation temperature range, the module is 3GPP compliant.
- 2. <sup>2)</sup> Within extended temperature range, the module remains the ability to establish and maintain a voice, SMS, data transmission, emergency call, etc. There is no unrecoverable malfunction. There are also no effects on radio spectrum and no harm to radio network. Only one or more parameters like P<sub>out</sub> might reduce in their value and exceed the specified tolerances. When the temperature returns to normal operation temperature levels, the module will meet 3GPP specifications again.
- 3. "\*" means under development.



# 2.3. Functional Diagram

The following figure shows a block diagram of EC21 and illustrates the major functional parts.

- Power management
- Baseband
- DDR+NAND flash
- Radio frequency
- Peripheral interfaces




Figure 1: Functional Diagram

NOTE

"\*" means under development.



#### 2.4. Evaluation Board

In order to help customers develop applications with EC21, Quectel supplies an evaluation board (EVB), USB to RS-232 converter cable, earphone, antenna and other peripherals to control or test the module.



# **3** Application Interfaces

## 3.1. General Description

EC21 is equipped with 80 LCC pads plus 64 LGA pads that can be connected to cellular application platform. The subsequent chapters will provide detailed descriptions of the following functions/pins/interfaces.

- Power supply
- (U)SIM interface
- USB interface
- UART interfaces
- PCM and I2C interfaces
- SD card interface
- ADC interfaces
- Status indication
- SGMII interface
- Wireless connectivity interfaces
- USB\_BOOT interface



### 3.2. Pin Assignment

The following figure shows the pin assignment of EC21 module.




Figure 2: Pin Assignment (Top View)

#### **NOTES**

- 1. 1) means that these pins cannot be pulled up before startup.
- 2. 2) PWRKEY output voltage is 0.8V because of the diode drop in the Qualcomm chipset.
- 3. 3) means these interface functions are only supported on **Telematics** version.
- 4. Pads 37~40, 118, 127 and 129~139 are used for wireless connectivity interfaces, among which pads 118, 127 and 129~138 are WLAN function pins, and others are Bluetooth (BT) function pins. BT



- function is under development.
- 5. Pads 119~126 and 128 are used for SGMII interface.
- 6. Pads 24~27 are multiplexing pins used for audio design on EC21 module and BT function on the BT module.
- 7. Keep all RESERVED pins and unused pins unconnected.
- 8. GND pads 85~112 should be connected to ground in the design. RESERVED pads 73~84 should not be designed in schematic and PCB decal, and these pins should be served as a keepout area.
- 9. "\*" means under development.

## 3.3. Pin Description

The following tables show the pin definition of EC21 module.

Table 3: I/O Parameters Definition

Туре	Description
Al	Analog input
AO	Analog output
DI	Digital input
DO	Digital output
IO	Bidirectional
OD	Open drain
PI	Power input
РО	Power output

**Table 4: Pin Description** 

Power Supply						
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment	
VBAT_BB	59, 60	PI	Power supply for module's baseband part	Vmax=4.3V Vmin=3.3V Vnorm=3.8V	It must be able to provide sufficient current up to 0.8A.	
VBAT_RF	57, 58	PI	Power supply for	Vmax=4.3V	It must be able to	



			module's RF part	Vmin=3.3V Vnorm=3.8V	provide sufficient current up to 1.8A in a burst transmission.
VDD_EXT	7	РО	Provide 1.8V for external circuit	Vnorm=1.8V I <sub>O</sub> max=50mA	Power supply for external GPIO's pull-up circuits.  If unused, keep it open.
GND	8, 9, 19, 22, 36, 46, 48, 50~54, 56, 72, 85~112		Ground		
Turn on/off					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
PWRKEY	21	DI	Turn on/off the module	V <sub>H</sub> =0.8V	The output voltage is 0.8V because of the diode drop in the Qualcomm chipset.
RESET_N	20	DI	Reset signal of the module	V <sub>IH</sub> max=2.1V V <sub>IH</sub> min=1.3V V <sub>IL</sub> max=0.5V	If unused, keep it open.
Status Indic	ation				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
STATUS	61	OD	Indicate the module operating status	The drive current should be less than 0.9mA.	An external pull-up resistor is required. If unused, keep it open.
NET_MODE	5	DO	Indicate the module's network registration mode	V <sub>OH</sub> min=1.35V V <sub>OL</sub> max=0.45V	1.8V power domain. It cannot be pulled up before startup. If unused, keep it open.
NET_ STATUS	6	DO	Indicate the module's network activity status	V <sub>OH</sub> min=1.35V V <sub>OL</sub> max=0.45V	1.8V power domain. If unused, keep it open.
USB Interfac	ce				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
USB_VBUS	71	PI	USB power supply, used for USB	Vmax=5.25V Vmin=3.0V	Typical: 5.0V If unused, keep it



			detection	Vnorm=5.0V	open.
USB_DP	69	Ю	USB differential data bus (+)	Compliant with USB 2.0 standard specification.	Require differential impedance of $90\Omega$ . If unused, keep it open.
USB_DM	70	Ю	USB differential data bus (-)	Compliant with USB 2.0 standard specification.	Require differential impedance of $90\Omega$ . If unused, keep it open.
(U)SIM Interfa	ace				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
USIM_GND	10		Specified ground for (U)SIM card		
USIM_VDD	14	PO	Power supply for (U)SIM card	For 1.8V (U)SIM: Vmax=1.9V Vmin=1.7V For 3.0V (U)SIM: Vmax=3.05V Vmin=2.7V	Either 1.8V or 3.0V is supported by the module automatically.
USIM_DATA	15	Ю	Data signal of (U)SIM card	For 1.8V (U)SIM:  V <sub>IL</sub> max=0.6V  V <sub>IH</sub> min=1.2V  V <sub>OL</sub> max=0.45V  V <sub>OH</sub> min=1.35V  For 3.0V (U)SIM:  V <sub>IL</sub> max=1.0V  V <sub>IH</sub> min=1.95V  V <sub>OL</sub> max=0.45V  V <sub>OH</sub> min=2.55V	
			Clock signal of	For 1.8V (U)SIM: V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	
USIM_CLK	16	DO	(U)SIM card	For 3.0V (U)SIM: V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=2.55V	



			(U)SIM card	$V_{OL}$ max=0.45V $V_{OH}$ min=1.35V For 3.0V (U)SIM: $V_{OL}$ max=0.45V $V_{OH}$ min=2.55V $V_{IL}$ min=-0.3V	
USIM_ PRESENCE	13	DI	(U)SIM card insertion detection	V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. If unused, keep it open.
Main UART II	nterface				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
RI	62	DO	Ring indicator	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
DCD	63	DO	Data carrier detection	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
CTS	64	DO	Clear to send	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
RTS	65	DI	Request to send	$V_{IL}$ min=-0.3V $V_{IL}$ max=0.6V $V_{IH}$ min=1.2V $V_{IH}$ max=2.0V	1.8V power domain. If unused, keep it open.
DTR	66	DI	Data terminal ready, sleep mode control	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. Pulled up by default. Low level wakes up the module. If unused, keep it open.
TXD	67	DO	Transmit data	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
RXD	68	DI	Receive data	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. If unused, keep it open.
Debug UART	Interface				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
DBG_TXD	12	DO	Transmit data	V <sub>OL</sub> max=0.45V	1.8V power domain.



				V <sub>OH</sub> min=1.35V	If unused, keep it open.
DBG_RXD	11	DI	Receive data	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain.  If unused, keep it open.
ADC Interfac	es				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
ADC0	45	AI	General purpose analog to digital converter	Voltage range: 0.3V to VBAT_BB	If unused, keep it open.
ADC1	44	AI	General purpose analog to digital converter	Voltage range: 0.3V to VBAT_BB	If unused, keep it open.
PCM Interfac	e				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
PCM_IN	24	DI	PCM data input	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. If unused, keep it open.
PCM_OUT	25	DO	PCM data output	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
PCM_SYNC	26	Ю	PCM data frame synchronization signal	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. In master mode, it is an output signal. In slave mode, it is an input signal. If unused, keep it open.
PCM_CLK	27	Ю	PCM clock	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. In master mode, it is an output signal. In slave mode, it is an input signal. If unused, keep it open.
I2C Interface					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment



					An automal null un
I2C_SCL	41	OD	I2C serial clock. Used for external codec		An external pull-up resistor is required. 1.8V only. If unused, keep it open.
I2C_SDA	42	OD	I2C serial data. Used for external codec		An external pull-up resistor is required. 1.8V only. If unused, keep it open.
SD Card Inte	erface				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
SDC2_ DATA3	28	Ю	SD card SDIO bus DATA3	1.8V signaling:  V <sub>OL</sub> max=0.45V  V <sub>OH</sub> min=1.4V  V <sub>IL</sub> min=-0.3V  V <sub>IL</sub> max=0.58V  V <sub>IH</sub> min=1.27V  V <sub>IH</sub> max=2.0V  3.0V signaling:  V <sub>OL</sub> max=0.38V  V <sub>OH</sub> min=2.01V  V <sub>IL</sub> min=-0.3V  V <sub>IL</sub> min=-1.72V  V <sub>IH</sub> min=1.72V  V <sub>IH</sub> max=3.34V	SDIO signal level can be selected according to SD card supported level, please refer to SD 3.0 protocol for more details. If unused, keep it open.
SDC2_ DATA2	29	Ю	SD card SDIO bus DATA2	1.8V signaling:  V <sub>OL</sub> max=0.45V  V <sub>OH</sub> min=1.4V  V <sub>IL</sub> min=-0.3V  V <sub>IL</sub> max=0.58V  V <sub>IH</sub> min=1.27V  V <sub>IH</sub> max=2.0V  3.0V signaling:  V <sub>OL</sub> max=0.38V  V <sub>OH</sub> min=2.01V  V <sub>IL</sub> min=-0.3V  V <sub>IL</sub> min=-0.3V  V <sub>IL</sub> max=0.76V  V <sub>IH</sub> min=1.72V  V <sub>IH</sub> max=3.34V	SDIO signal level can be selected according to SD card supported level, please refer to SD 3.0 protocol for more details.  If unused, keep it open.



SDC2_ DATA1	30	Ю	SD card SDIO bus DATA1	1.8V signaling:  V <sub>OL</sub> max=0.45V  V <sub>OH</sub> min=1.4V  V <sub>IL</sub> min=-0.3V  V <sub>IL</sub> max=0.58V  V <sub>IH</sub> min=1.27V  V <sub>IH</sub> max=2.0V  3.0V signaling:  V <sub>OL</sub> max=0.38V  V <sub>OH</sub> min=2.01V  V <sub>IL</sub> min=-0.3V  V <sub>IL</sub> min=-0.76V  V <sub>IH</sub> min=1.72V  V <sub>IH</sub> max=3.34V	SDIO signal level can be selected according to SD card supported level, please refer to SD 3.0 protocol for more details. If unused, keep it open.
SDC2_ DATA0	31	Ю	SD card SDIO bus DATA0	1.8V signaling:  V <sub>OL</sub> max=0.45V  V <sub>OH</sub> min=1.4V  V <sub>IL</sub> min=-0.3V  V <sub>IL</sub> max=0.58V  V <sub>IH</sub> min=1.27V  V <sub>IH</sub> max=2.0V  3.0V signaling:  V <sub>OL</sub> max=0.38V  V <sub>OH</sub> min=2.01V  V <sub>IL</sub> min=-0.3V  V <sub>IL</sub> min=-0.3V  V <sub>IL</sub> max=0.76V  V <sub>IH</sub> min=1.72V  V <sub>IH</sub> max=3.34V	SDIO signal level can be selected according to SD card supported level, please refer to SD 3.0 protocol for more details. If unused, keep it open.
SDC2_CLK	32	DO	SD card SDIO bus clock	1.8V signaling: V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.4V  3.0V signaling: V <sub>OL</sub> max=0.38V V <sub>OH</sub> min=2.01V	SDIO signal level can be selected according to SD card supported level, please refer to SD 3.0 protocol for more details.  If unused, keep it open.
SDC2_CMD	33	Ю	SD card SDIO bus command	1.8V signaling:  V <sub>OL</sub> max=0.45V  V <sub>OH</sub> min=1.4V  V <sub>IL</sub> min=-0.3V  V <sub>IL</sub> max=0.58V  V <sub>IH</sub> min=1.27V	SDIO signal level can be selected according to SD card supported level, please refer to SD 3.0 protocol for more details.



				V <sub>IH</sub> max=2.0V	If unused, keep it open.
				3.0V signaling:  V <sub>OL</sub> max=0.38V  V <sub>OH</sub> min=2.01V  V <sub>IL</sub> min=-0.3V  V <sub>IL</sub> max=0.76V  V <sub>IH</sub> min=1.72V  V <sub>IH</sub> max=3.34V	
SD_INS_ DET	23	DI	SD card insertion detect	$V_{IL}$ min=-0.3V $V_{IL}$ max=0.6V $V_{IH}$ min=1.2V $V_{IH}$ max=2.0V	1.8V power domain. If unused, keep it open.
VDD_SDIO	34	РО	SD card SDIO bus pull-up power	l <sub>o</sub> max=50mA	1.8V/2.85V configurable. Cannot be used for SD card power. If unused, keep it open.
SGMII Interfa	ce				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
EPHY_RST_I	N 119	DO	Ethernet PHY reset	For 1.8V:  V <sub>OL</sub> max=0.45V  V <sub>OH</sub> min=1.4V  For 2.85V:  V <sub>OL</sub> max=0.35V  V <sub>OH</sub> min=2.14V	1.8V/2.85V power domain. If unused, keep it open.
EPHY_INT_N	120	DI	Ethernet PHY interrupt	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. If unused, keep it open.
				For 1.8V: V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.4V	



				V <sub>IH</sub> min=1.78V	
SGMII_ MCLK	122	DO	SGMII MDIO (Management Data Input/Output) clock	For 1.8V:  V <sub>OL</sub> max=0.45V  V <sub>OH</sub> min=1.4V  For 2.85V:  V <sub>OL</sub> max=0.35V  V <sub>OH</sub> min=2.14V	1.8V/2.85V power domain. If unused, keep it open.
USIM2_VDD	128	PO	SGMII MDIO pull-up power source		Configurable power source.  1.8V/2.85V power domain.  External pull-up for SGMII MDIO pins.  If unused, keep it open.
SGMII_TX_M	123	AO	SGMII transmission - minus		Connect with a 0.1uF capacitor, close to the PHY side. If unused, keep it open.
SGMII_TX_P	124	AO	SGMII transmission - plus		Connect with a 0.1uF capacitor, close to the PHY side. If unused, keep it open.
SGMII_RX_P	125	AI	SGMII receiving - plus		Connect with a 0.1uF capacitor, close to EC21 module. If unused, keep it open.
SGMII_RX_M	126	Al	SGMII receiving - minus		Connect with a 0.1uF capacitor, close to EC21 module. If unused, keep it open.
Wireless Conn	nectivity In	iterface	es		
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
SDC1_ DATA3	129	Ю	WLAN SDIO data bus D3	$V_{OL}$ max=0.45 $V$ $V_{OH}$ min=1.35 $V$ $V_{IL}$ min=-0.3 $V$	1.8V power domain. If unused, keep it open.



				V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V	
SDC1_ DATA2	130	Ю	WLAN SDIO data bus D2	V <sub>IH</sub> max=2.0V V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. If unused, keep it open.
SDC1_ DATA1	131	Ю	WLAN SDIO data bus D1	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. If unused, keep it open.
SDC1_ DATA0	132	Ю	WLAN SDIO data bus D0	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. If unused, keep it open.
SDC1_CLK	133	DO	WLAN SDIO bus clock	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
SDC1_CMD	134	DO	WLAN SDIO bus command	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
PM_ENABLE	127	DO	WLAN power control	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
WAKE_ON_ WIRELESS	135	DI	Wake up the host (EC21 module) by FC20 module.	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. Active low. If unused, keep it open.
WLAN_EN	136	DO	WLAN function control via FC20 module	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. Active high. It cannot be pulled up before startup. If unused, keep it open.
COEX_UART_ RX	137	DI	LTE/WLAN&BT coexistence signal	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V	1.8V power domain. It cannot be pulled up before startup.



ANT_GNSS  GPIO Pins	47	AI	GNSS antenna pad	50Ω impedance	If unused, keep it open.
ANT_MAIN	49	IO	pad  Main antenna pad	50Ω impedance	open.
Pin Name  ANT_DIV	Pin No.	I/O Al	Description  Diversity antenna	DC Characteristics 50Ω impedance	Comment  If unused, keep it
RF Interface					
BT_EN*	139	DO	BT function control via FC20 module	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
BT_CTS*	40	DO	BT UART clear to send	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. It cannot be pulled up before startup. If unused, keep it open.
BT_RXD*	39	DI	BT UART receive data	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. If unused, keep it open.
BT_TXD*	38	DO	BT UART transmit data	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
BT_RTS*	37	DI	BT UART request to send	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. If unused, keep it open.
WLAN_SLP_ CLK	118	DO	WLAN sleep clock		If unused, keep it open.
COEX_UART_ TX	138	DO	LTE/WLAN&BT coexistence signal	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. It cannot be pulled up before startup. If unused, keep it open.
				V <sub>IH</sub> max=2.0V	If unused, keep it open.



				V <sub>IH</sub> max=2.0V	Low level wakes up the module. If unused, keep it open.
W_DISABLE#	4	DI	Airplane mode control	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. Pull-up by default. At low voltage level, module can enter into airplane mode. If unused, keep it open.
AP_READY	2	DI	Application processor sleep state detection	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. If unused, keep it open.
USB_BOOT Interface					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
USB_BOOT	115	DI	Force the module to enter into	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V	1.8V power domain. Cannot be pulled up before startup.
_			emergency download mode.	V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	It is recommended to reserve test point.
RESERVED P	ins				
	ins Pin No.	I/O			

# NOTES

- 1. "\*" means under development.
- 2. Pads 24~27 are multiplexing pins used for audio design on EC21 module and BT function on FC20 module.



## 3.4. Operating Modes

The table below briefly summarizes the various operating modes referred in the following chapters.

**Table 5: Overview of Operating Modes** 

Mode	Details		
Normal Operation	Idle	Software is active. The module has registered on the network, and it is ready to send and receive data.	
	Talk/Data	Network connection is ongoing. In this mode, the power consumption is decided by network setting and data transfer rate.	
Minimum Functionality Mode	<b>AT+CFUN</b> command can set the module to a minimum functionality mode without removing the power supply. In this case, both RF function and (U)SIM card will be invalid.		
Airplane Mode	<b>AT+CFUN</b> command or W_DISABLE# pin can set the module to airplane mode. In this case, RF function will be invalid.		
Sleep Mode	In this mode, the current consumption of the module will be reduced to the minimal level. During this mode, the module can still receive paging message, SMS, voice call and TCP/UDP data from the network normally.		
Power Down Mode	In this mode, the power management unit shuts down the power supply. Software is not active. The serial interface is not accessible. Operating voltage (connected to VBAT_RF and VBAT_BB) remains applied.		

### 3.5. Power Saving

#### 3.5.1. Sleep Mode

EC21 is able to reduce its current consumption to a minimum value during the sleep mode. The following section describes power saving procedures of EC21 module.

#### 3.5.1.1. UART Application

If the host communicates with module via UART interface, the following preconditions can let the module enter into sleep mode.

- Execute **AT+QSCLK=1** command to enable sleep mode.
- Drive DTR to high level.

The following figure shows the connection between the module and the host.






Figure 3: Sleep Mode Application via UART

- Driving the host DTR to low level will wake up the module.
- When EC21 has a URC to report, RI signal will wake up the host. Please refer to Chapter 3.17 for details about RI behaviors.
- AP\_READY will detect the sleep state of the host (can be configured to high level or low level detection). Please refer to AT+QCFG="apready"\* command for details.

NOTE

"\*" means under development.

#### 3.5.1.2. USB Application with USB Remote Wakeup Function

If the host supports USB suspend/resume and remote wakeup functions, the following three preconditions must be met to let the module enter into sleep mode.

- Execute AT+QSCLK=1 command to enable sleep mode.
- Ensure the DTR is held at high level or keep it open.
- The host's USB bus, which is connected with the module's USB interface, enters into suspended state.

The following figure shows the connection between the module and the host.






Figure 4: Sleep Mode Application with USB Remote Wakeup

- Sending data to EC21 through USB will wake up the module.
- When EC21 has a URC to report, the module will send remote wake-up signals via USB bus so as to wake up the host.

#### 3.5.1.3. USB Application with USB Suspend/Resume and RI Function

If the host supports USB suspend/resume, but does not support remote wake-up function, the RI signal is needed to wake up the host.

There are three preconditions to let the module enter into the sleep mode.

- Execute AT+QSCLK=1 command to enable sleep mode.
- Ensure the DTR is held at high level or keep it open.
- The host's USB bus, which is connected with the module's USB interface, enters into suspended state.

The following figure shows the connection between the module and the host.




Figure 5: Sleep Mode Application with RI



- Sending data to EC21 through USB will wake up the module.
- When EC21 has a URC to report, RI signal will wake up the host.

#### 3.5.1.4. USB Application without USB Suspend Function

If the host does not support USB suspend function, USB\_VBUS should be disconnected via an additional control circuit to let the module enter into sleep mode.

- Execute AT+QSCLK=1 command to enable sleep mode.
- Ensure the DTR is held at high level or keep it open.
- Disconnect USB\_VBUS.

The following figure shows the connection between the module and the host.




Figure 6: Sleep Mode Application without Suspend Function

Switching on the power switch to supply power to USB\_VBUS will wake up the module.

## NOTE

Please pay attention to the level match shown in dotted line between the module and the host. For more details about EC21 power management application, please refer to *document [1]*.

#### 3.5.2. Airplane Mode

When the module enters into airplane mode, the RF function does not work, and all AT commands correlative with RF function will be inaccessible. This mode can be set via the following ways.



#### Hardware:

The W\_DISABLE# pin is pulled up by default. Driving it to low level will let the module enter into airplane mode.

#### Software:

AT+CFUN command provides the choice of the functionality level through setting <fun> into 0, 1 or 4.

- AT+CFUN=0: Minimum functionality mode. Both (U)SIM and RF functions are disabled.
- AT+CFUN=1: Full functionality mode (by default).
- AT+CFUN=4: Airplane mode. RF function is disabled.

#### **NOTES**

- 1. The W\_DISABLE# control function is disabled in firmware by default. It can be enabled by AT+QCFG="airplanecontrol" command, and this command is under development.
- 2. The execution of AT+CFUN command will not affect GNSS function.

## 3.6. Power Supply

#### 3.6.1. Power Supply Pins

EC21 provides four VBAT pins for connection with the external power supply. There are two separate voltage domains for VBAT.

- Two VBAT\_RF pins for module's RF part.
- Two VBAT\_BB pins for module's baseband part.

The following table shows the details of VBAT pins and ground pins.

Table 6: VBAT and GND Pins

Pin Name	Pin No.	Description	Min.	Тур.	Max.	Unit
VBAT_RF	57, 58	Power supply for module's RF part.	3.3	3.8	4.3	V
VBAT_BB	59, 60	Power supply for module's baseband part.	3.3	3.8	4.3	V
GND	8, 9, 19, 22, 36, 46, 48, 50~54, 56, 72, 85~112	Ground	-	0	-	V



#### 3.6.2. Decrease Voltage Drop

The power supply range of the module is from 3.3V to 4.3V. Please make sure that the input voltage will never drop below 3.3V. The following figure shows the voltage drop during burst transmission in 2G network. The voltage drop will be less in 3G and 4G networks.




Figure 7: Power Supply Limits during Burst Transmission

To decrease voltage drop, a bypass capacitor of about  $100\mu\text{F}$  with low ESR (ESR= $0.7\Omega$ ) should be used, and a multi-layer ceramic chip (MLCC) capacitor array should also be reserved due to its ultra-low ESR. It is recommended to use three ceramic capacitors (100nF, 33pF, 10pF) for composing the MLCC array, and place these capacitors close to VBAT\_BB/VBAT\_RF pins. The main power supply from an external application has to be a single voltage source and can be expanded to two sub paths with star structure. The width of VBAT\_BB trace should be no less than 1mm; and the width of VBAT\_RF trace should be no less than 2mm. In principle, the longer the VBAT trace is, the wider it will be.

In addition, in order to avoid the damage caused by electric surge and ESD, it is suggested that a TVS diode with suggested low reverse stand-off voltage V<sub>RWM</sub> 4.5V, low clamping voltage V<sub>C</sub> and high reverse peak pulse current I<sub>PP</sub> should be used. The following figure shows the star structure of the power supply.




Figure 8: Star Structure of the Power Supply



#### 3.6.3. Reference Design for Power Supply

Power design for the module is very important, as the performance of the module largely depends on the power source. The power supply should be able to provide sufficient current up to 2A at least. If the voltage drop between the input and output is not too high, it is suggested that an LDO should be used to supply power for the module. If there is a big voltage difference between the input source and the desired output (VBAT), a buck converter is preferred to be used as the power supply.

The following figure shows a reference design for +5V input power source. The typical output of the power supply is about 3.8V and the maximum load current is 3A.




Figure 9: Reference Circuit of Power Supply

#### **NOTE**

In order to avoid damaging internal flash, please do not switch off the power supply when the module works normally. Only after the module is shut down by PWRKEY or AT command, the power supply can be cut off.

#### 3.6.4. Monitor the Power Supply

**AT+CBC** command can be used to monitor the VBAT\_BB voltage value. For more details, please refer to **document [2]**.

#### 3.7. Power-on and off Scenarios

#### 3.7.1. Turn on Module Using the PWRKEY

The following table shows the pin definition of PWRKEY.



**Table 7: Pin Definition of PWRKEY** 

Pin Name	Pin No.	I/O	Description	Comment
PWRKEY	21	DI	Turn on/off the module	The output voltage is 0.8V because of the diode drop in the Qualcomm chipset.

When EC21 is in power down mode, it can be turned on to normal mode by driving the PWRKEY pin to a low level for at least 500ms. It is recommended to use an open drain/collector driver to control the PWRKEY. After STATUS pin (require external pull-up) outputs a low level, PWRKEY pin can be released. A simple reference circuit is illustrated in the following figure.




Figure 10: Turn on the Module by Using Driving Circuit

The other way to control the PWRKEY is using a button directly. When pressing the key, electrostatic strike may generate from finger. Therefore, a TVS component is indispensable to be placed nearby the button for ESD protection. A reference circuit is shown in the following figure.




Figure 11: Turn on the Module by Using Keystroke



The power-on scenario is illustrated in the following figure.




Figure 12: Power-on Scenario of Module

#### NOTE

Please make sure that VBAT is stable before pulling down PWRKEY pin. The time between them should be no less than 30ms.

#### 3.7.2. Turn off Module

The following procedures can be used to turn off the module:

- Normal power-off procedure: Turn off the module using the PWRKEY pin.
- Normal power-off procedure: Turn off the module using **AT+QPOWD** command.



#### 3.7.2.1. Turn off Module Using the PWRKEY Pin

Driving the PWRKEY pin to a low level voltage for at least 650ms, the module will execute power-off procedure after the PWRKEY is released. The power-off scenario is illustrated in the following figure.




Figure 13: Power-off Scenario of Module

#### 3.7.2.2. Turn off Module Using AT Command

It is also a safe way to use **AT+QPOWD** command to turn off the module, which is similar to turning off the module via PWRKEY pin.

Please refer to document [2] for details about AT+QPOWD command.

## NOTE

- In order to avoid damaging internal flash, please do not switch off the power supply when the module works normally. Only after the module is shut down by PWRKEY or AT command, the power supply can be cut off.
- 2. When turning off module with AT command, please keep PWRKEY at high level after the execution of power-off command. Otherwise the module will be turned on again after successfully turn-off.

#### 3.8. Reset Module

The RESET\_N pin can be used to reset the module. The module can be reset by driving RESET\_N to a low level voltage for time between 150ms and 460ms.



Table 8: Pin Definition of RESET\_N

Pin Name	Pin No.	1/0	Description	Comment
RESET_N	20	DI	Reset the module	1.8V power domain

The recommended circuit is similar to the PWRKEY control circuit. An open drain/collector driver or button can be used to control the RESET\_N.




Figure 14: Reference Circuit of RESET\_N by Using Driving Circuit




Figure 15: Reference Circuit of RESET\_N by Using Button



The reset scenario is illustrated in the following figure.




Figure 16: Reset Scenario of Module

#### **NOTES**

- 1. Use RESET\_N only when failed to turn off the module by **AT+QPOWD** command and PWRKEY pin.
- 2. Ensure that there is no large capacitance on PWRKEY and RESET\_N pins.

## 3.9. (U)SIM Interface

The (U)SIM interface circuitry meets ETSI and IMT-2000 requirements. Both 1.8V and 3.0V (U)SIM cards are supported.

Table 9: Pin Definition of (U)SIM Interface

Pin Name	Pin No.	I/O	Description	Comment
USIM_VDD	14	РО	Power supply for (U)SIM card	Either 1.8V or 3.0V is supported by the module automatically.
USIM_DATA	15	Ю	Data signal of (U)SIM card	
USIM_CLK	16	DO	Clock signal of (U)SIM card	
USIM_RST	17	DO	Reset signal of (U)SIM card	
USIM_ PRESENCE	13	DI	(U)SIM card insertion detection	1.8V power domain. If unused, keep it open.
USIM_GND	10		Specified ground for (U)SIM card	



EC21 supports (U)SIM card hot-plug via the USIM\_PRESENCE pin. The function supports low level and high level detections, and is disabled by default. Please refer to **document [2]** for more details about **AT+QSIMDET** command.

The following figure shows a reference design for (U)SIM interface with an 8-pin (U)SIM card connector.




Figure 17: Reference Circuit of (U)SIM Interface with an 8-pin (U)SIM Card Connector

If (U)SIM card detection function is not needed, please keep USIM\_PRESENCE unconnected. A reference circuit for (U)SIM interface with a 6-pin (U)SIM card connector is illustrated in the following figure.




Figure 18: Reference Circuit of (U)SIM Interface with a 6-pin (U)SIM Card Connector



In order to enhance the reliability and availability of the (U)SIM card in customers' applications, please follow the criteria below in (U)SIM circuit design:

- Keep placement of (U)SIM card connector to the module as close as possible. Keep the trace length as less than 200mm as possible.
- Keep (U)SIM card signals away from RF and VBAT traces.
- Assure the ground between the module and the (U)SIM card connector short and wide. Keep the
  trace width of ground and USIM\_VDD no less than 0.5mm to maintain the same electric potential.
  Make sure the bypass capacitor between USIM\_VDD and USIM\_GND less than 1uF, and place it as
  close to (U)SIM card connector as possible. If the ground is complete on customers' PCB,
  USIM\_GND can be connected to PCB ground directly.
- To avoid cross-talk between USIM\_DATA and USIM\_CLK, keep them away from each other and shield them with surrounded ground.
- In order to offer good ESD protection, it is recommended to add a TVS diode array whose parasitic
  capacitance should not be more than 15pF. The 0Ω resistors should be added in series between the
  module and the (U)SIM card to facilitate debugging. The 33pF capacitors are used for filtering
  interference of EGSM900MHz. Please note that the (U)SIM peripheral circuit should be close to the
  (U)SIM card connector.
- The pull-up resistor on USIM\_DATA line can improve anti-jamming capability when long layout trace
  and sensitive occasion are applied, and should be placed close to the (U)SIM card connector.

#### 3.10. USB Interface

EC21 contains one integrated Universal Serial Bus (USB) interface which complies with the USB 2.0 specification and supports high-speed (480Mbps) and full-speed (12Mbps) modes. The USB interface is used for AT command communication, data transmission, GNSS NMEA sentences output, software debugging, firmware upgrade and voice over USB. The following table shows the pin definition of USB interface.

**Table 10: Pin Description of USB Interface** 

Pin Name	Pin No.	I/O	Description	Comment
USB_DP	69	Ю	USB differential data bus (+)	Require differential impedance of $90\Omega$
USB_DM	70	Ю	USB differential data bus (-)	Require differential impedance of 90Ω
USB_VBUS	71	PI	USB power supply, used for USB detection	Typically 5.0V
GND	72		Ground	



For more details about the USB 2.0 specifications, please visit <a href="http://www.usb.org/home">http://www.usb.org/home</a>.

The USB interface is recommended to be reserved for firmware upgrade in customers' designs. The following figure shows a reference circuit of USB interface.




Figure 19: Reference Circuit of USB Application

A common mode choke L1 is recommended to be added in series between the module and customer's MCU in order to suppress EMI spurious transmission. Meanwhile, the  $0\Omega$  resistors (R3 and R4) should be added in series between the module and the test points so as to facilitate debugging, and the resistors are not mounted by default. In order to ensure the integrity of USB data line signal, L1/R3/R4 components must be placed close to the module, and also these resistors should be placed close to each other. The extra stubs of trace must be as short as possible.

The following principles should be complied with when design the USB interface, so as to meet USB 2.0 specification.

- It is important to route the USB signal traces as differential pairs with total grounding. The impedance
  of USB differential trace is 90Ω.
- Do not route signal traces under crystals, oscillators, magnetic devices and RF signal traces. It is important to route the USB differential traces in inner-layer with ground shielding on not only upper and lower layers but also right and left sides.
- Pay attention to the influence of junction capacitance of ESD protection components on USB data lines. Typically, the capacitance value should be less than 2pF.
- Keep the ESD protection components to the USB connector as close as possible.

#### **NOTES**

- 1. EC21 module can only be used as a slave device.
- 2. "\*" means under development.



#### 3.11. UART Interfaces

The module provides two UART interfaces: the main UART interface and the debug UART interface. The following shows their features.

- The main UART interface supports 4800bps, 9600bps, 19200bps, 38400bps, 57600bps, 115200bps, 230400bps, 460800bps and 921600bps baud rates, and the default is 115200bps. The interface is used for data transmission and AT command communication.
- The debug UART interface supports 115200bps baud rate. It is used for Linux console and log output.

The following tables show the pin definition of the UART interfaces.

**Table 11: Pin Definition of Main UART Interface** 

Pin Name	Pin No.	I/O	Description	Comment
RI	62	DO	Ring indicator	
DCD	63	DO	Data carrier detection	_
CTS	64	DO	Clear to send	_
RTS	65	DI	Request to send	1.8V power domain
DTR	66	DI	Data terminal ready, sleep mode control	
TXD	67	DO	Transmit data	
RXD	68	DI	Receive data	

**Table 12: Pin Definition of Debug UART Interface** 

Pin Name	Pin No.	I/O	Description	Comment
DBG_TXD	12	DO	Transmit data	1.8V power domain
DBG_RXD	11	DI	Receive data	1.8V power domain



The logic levels are described in the following table.

Table 13: Logic Levels of Digital I/O

Parameter	Min.	Max.	Unit
V <sub>IL</sub>	-0.3	0.6	V
V <sub>IH</sub>	1.2	2.0	V
V <sub>OL</sub>	0	0.45	V
V <sub>OH</sub>	1.35	1.8	V

The module provides 1.8V UART interface. A level translator should be used if customers' application is equipped with a 3.3V UART interface. A level translator TXS0108EPWR provided by *Texas Instruments* is recommended. The following figure shows a reference design.




Figure 20: Reference Circuit with Translator Chip

Please visit http://www.ti.com for more information.

Another example with transistor translation circuit is shown as below. The circuit design of dotted line section can refer to the design of solid line section, in terms of both module input and output circuit designs, but please pay attention to the direction of connection.






Figure 21: Reference Circuit with Transistor Circuit

NOTE

Transistor circuit solution is not suitable for applications with high baud rates exceeding 460Kbps.

#### 3.12. PCM and I2C Interfaces

EC21 provides one Pulse Code Modulation (PCM) digital interface for audio design, which supports the following modes and one I2C interface:


- Primary mode (short frame synchronization, works as both master and slave)
- Auxiliary mode (long frame synchronization, works as master only)

In primary mode, the data is sampled on the falling edge of the PCM\_CLK and transmitted on the rising edge. The PCM\_SYNC falling edge represents the MSB. In this mode, the PCM interface supports 256KHz, 512KHz, 1024KHz or 2048KHz PCM\_CLK at 8KHz PCM\_SYNC, and also supports 4096KHz PCM\_CLK at 16KHz PCM\_SYNC.

In auxiliary mode, the data is sampled on the falling edge of the PCM\_CLK and transmitted on the rising edge. The PCM\_SYNC rising edge represents the MSB. In this mode, the PCM interface operates with a 256KHz, 512KHz, 1024KHz or 2048KHz PCM\_CLK and an 8KHz, 50% duty cycle PCM\_SYNC.

EC21 supports 16-bit linear data format. The following figures show the primary mode's timing relationship with 8KHz PCM\_SYNC and 2048KHz PCM\_CLK, as well as the auxiliary mode's timing relationship with 8KHz PCM\_SYNC and 256KHz PCM\_CLK.





**Figure 22: Primary Mode Timing** 




Figure 23: Auxiliary Mode Timing

The following table shows the pin definition of PCM and I2C interfaces which can be applied on audio codec design.

Table 14: Pin Definition of PCM and I2C Interfaces

Pin Name	Pin No.	I/O	Description	Comment
PCM_IN	24	DI	PCM data input	1.8V power domain



PCM_OUT	25	DO	PCM data output	1.8V power domain
PCM_SYNC	26	Ю	PCM data frame synchronization signal	1.8V power domain
PCM_CLK	27	Ю	PCM data bit clock	1.8V power domain
I2C_SCL	41	OD	I2C serial clock	Require external pull-up to 1.8V
I2C_SDA	42	OD	I2C serial data	Require external pull-up to 1.8V

Clock and mode can be configured by AT command, and the default configuration is master mode using short frame synchronization format with 2048KHz PCM\_CLK and 8KHz PCM\_SYNC. Please refer to **document [2]** for more details about **AT+QDAI** command.

The following figure shows a reference design of PCM interface with external codec IC.




Figure 24: Reference Circuit of PCM Application with Audio Codec

#### **NOTES**

- 1. It is recommended to reserve an RC (R=22 $\Omega$ , C=22pF) circuits on the PCM lines, especially for PCM\_CLK.
- 2. EC21 works as a master device pertaining to I2C interface.



#### 3.13. SD Card Interface

EC21 supports SDIO 3.0 interface for SD card.

The following table shows the pin definition of SD card interface.

Table 15: Pin Definition of SD Card Interface

Pin Name	Pin No.	I/O	Description	Comment
SDC2_DATA3	28	Ю	SD card SDIO bus DATA3	
SDC2_DATA2	29	Ю	SD card SDIO bus DATA2	SDIO signal level can be
SDC2_DATA1	30	Ю	SD card SDIO bus DATA1	selected according to SD card supported level,
SDC2_DATA0	31	Ю	SD card SDIO bus DATA0	please refer to SD 3.0  protocol for more details.
SDC2_CLK	32	DO	SD card SDIO bus clock	If unused, keep it open.
SDC2_CMD	33	Ю	SD card SDIO bus command	_
VDD_SDIO	34	PO	SD card SDIO bus pull up power	1.8V/2.85V configurable. Cannot be used for SD card power. If unused, keep it open.
SD_INS_DET	23	DI	SD card insertion detection	1.8V power domain. If unused, keep it open.

The following figure shows a reference design of SD card.




Figure 25: Reference Circuit of SD Card Interface



In SD card interface design, in order to ensure good communication performance with SD card, the following design principles should be complied with:

- SD INS DET must be connected.
- The voltage range of SD card power supply VDD\_3V is 2.7V~3.6V and a sufficient current up to 0.8A should be provided. As the maximum output current of VDD\_SDIO is 50mA which can only be used for SDIO pull-up resistors, an externally power supply is needed for SD card.
- To avoid jitter of bus, resistors R7~R11 are needed to pull up the SDIO to VDD\_SDIO. Value of these resistors is among 10KΩ~100KΩ and the recommended value is 100KΩ. VDD\_SDIO should be used as the pull-up power.
- In order to adjust signal quality, it is recommended to add 0Ω resistors R1~R6 in series between the
  module and the SD card. The bypass capacitors C1~C6 are reserved and not mounted by default. All
  resistors and bypass capacitors should be placed close to the module.
- In order to offer good ESD protection, it is recommended to add a TVS diode on SD card pins near the SD card connector with junction capacitance less than 15pF.
- Keep SDIO signals far away from other sensitive circuits/signals such as RF circuits, analog signals, etc., as well as noisy signals such as clock signals, DCDC signals, etc.
- It is important to route the SDIO signal traces with total grounding. The impedance of SDIO data trace is  $50\Omega$  (±10%).
- Make sure the adjacent trace spacing is two times of the trace width and the load capacitance of SDIO bus should be less than 15pF.
- It is recommended to keep the trace length difference between CLK and DATA/CMD less than 1mm and the total routing length less than 50mm. The total trace length inside the module is 27mm, so the exterior total trace length should be less than 23mm.

#### 3.14. ADC Interfaces

The module provides two analog-to-digital converter (ADC) interfaces. **AT+QADC=0** command can be used to read the voltage value on ADC0 pin. **AT+QADC=1** command can be used to read the voltage value on ADC1 pin. For more details about these AT commands, please refer to **document [2]**.

In order to improve the accuracy of ADC, the trace of ADC should be surrounded by ground.

**Table 16: Pin Definition of ADC Interfaces** 

Pin Name	Pin No.	Description
ADC0	45	General purpose analog to digital converter
ADC1	44	General purpose analog to digital converter



The following table describes the characteristic of ADC function.

**Table 17: Characteristic of ADC** 

Parameter	Min.	Тур.	Max.	Unit
ADC0 Voltage Range	0.3		VBAT_BB	V
ADC1 Voltage Range	0.3		VBAT_BB	V
ADC Resolution		15		bits

#### **NOTES**

- 1. ADC input voltage must not exceed VBAT\_BB.
- 2. It is prohibited to supply any voltage to ADC pins when VBAT is removed.
- 3. It is recommended to use a resistor divider circuit for ADC application.

#### 3.15. Network Status Indication

The network indication pins can be used to drive network status indication LEDs. The module provides two pins which are NET\_MODE and NET\_STATUS. The following tables describe the pin definition and logic level changes in different network status.

Table 18: Pin Definition of Network Connection Status/Activity Indicator

Pin Name	Pin No.	I/O	Description	Comment
NET_MODE	5	DO	Indicate the module's network registration mode	1.8V power domain. Cannot be pulled up before startup
NET_STATUS	6	DO	Indicate the module's network activity status	1.8V power domain

Table 19: Working State of Network Connection Status/Activity Indicator

Pin Name	Logic Level Changes	Network Status
NET_MODE	Always High	Registered on LTE network



	Always Low	Others
NET_STATUS	Flicker slowly (200ms High/1800ms Low)	Network searching
	Flicker slowly (1800ms High/200ms Low)	Idle
	Flicker quickly (125ms High/125ms Low)	Data transfer is ongoing
	Always High	Voice calling

A reference circuit is shown in the following figure.




Figure 26: Reference Circuit of the Network Indicator

## 3.16. STATUS


The STATUS pin is an open drain output for indicating the module's operation status. It can be connected to a GPIO of DTE with a pull-up resistor, or as LED indication circuit as below. When the module is turned on normally, the STATUS will present the low state. Otherwise, the STATUS will present high-impedance state.

**Table 20: Pin Definition of STATUS** 

Pin Name	Pin No.	I/O	Description	Comment
STATUS	61	OD	Indicate the module's operation status	An external pull-up resistor is required. If unused, keep it open.



The following figure shows different circuit designs of STATUS, and customers can choose either one according to customers' application demands.



**Figure 27: Reference Circuits of STATUS** 

#### 3.17. Behaviors of RI

AT+QCFG="risignaltype", "physical" command can be used to configure RI behavior.

No matter on which port URC is presented, the URC will trigger the behavior of RI pin.

NOTE

URC can be outputted from UART port, USB AT port and USB modem port through configuration via **AT+QURCCFG** command. The default port is USB AT port.

In addition, RI behavior can be configured flexibly. The default behavior of the RI is shown as below.

Table 21: Behaviors of RI

State	Response
Idle	RI keeps at high level
URC	RI outputs 120ms low pulse when a new URC returns

The RI behavior can be changed by **AT+QCFG="urc/ri/ring"** command. Please refer to **document [2]** for details.



#### 3.18. SGMII Interface

EC21 includes an integrated Ethernet MAC with an SGMII interface and two management interfaces, key features of the SGMII interface are shown below:

- IEEE802.3 compliance
- Support 10M/100M/1000M Ethernet work mode
- Support VLAN tagging
- Support IEEE1588 and Precision Time Protocol (PTP)
- Can be used to connect to external Ethernet PHY like AR8033, or to an external switch
- Management interfaces support dual voltage 1.8V/2.85V

The following table shows the pin definition of SGMII interface.

**Table 22: Pin Definition of SGMII Interface** 

Pin Name	Pin No.	I/O	Description	Comment
Control Sign	al Part			
EPHY_RST_	N 119	DO	Ethernet PHY reset	1.8V/2.85V power domain
EPHY_INT_N	N 120	DI	Ethernet PHY interrupt	1.8V power domain
SGMII_MDAT	ΓA 121	Ю	SGMII MDIO (Management Data Input/Output) data	1.8V/2.85V power domain
SGMII_MCL	< 122	DO	SGMII MDIO (Management Data Input/Output) clock	1.8V/2.85V power domain
USIM2_VDD	128	РО	SGMII MDIO pull-up power source	Configurable power source.  1.8V/2.85V power domain.  External pull-up power source for SGMII MDIO pins.
SGMII Signa	l Part			
SGMII_TX_N	1 123	AO	SGMII transmission - minus	Connect with a 0.1uF capacitor, close to the PHY side.
SGMII_TX_P	124	АО	SGMII transmission - plus	Connect with a 0.1uF capacitor, close to the PHY side.
SGMII_RX_P	125	Al	SGMII receiving - plus	Connect with a 0.1uF capacitor, close to EC21 module.
SGMII_RX_M	/I 126	Al	SGMII receiving - minus	Connect with a 0.1uF capacitor, close to EC21 module.

The following figure shows the simplified block diagram for Ethernet application.




Figure 28: Simplified Block Diagram for Ethernet Application

The following figure shows a reference design of SGMII interface with PHY AR8033 application.




Figure 29: Reference Circuit of SGMII Interface with PHY AR8033 Application

In order to enhance the reliability and availability in customers' applications, please follow the criteria below in the Ethernet PHY circuit design:

- Keep SGMII data and control signals away from other sensitive circuits/signals such as RF circuits, analog signals, etc., as well as noisy signals such as clock signals, DCDC signals, etc.
- Keep the maximum trace length less than 10 inch and keep skew on the differential pairs less than 20mil.
- The differential impedance of SGMII data trace is 100Ω±10%, and the reference ground of the area should be complete.
- Make sure the trace spacing between SGMII RX and TX is at least 3 times of the trace width, and the same to the adjacent signal traces.



## 3.19. Wireless Connectivity Interfaces

EC21 supports a low-power SDIO 3.0 interface for WLAN and a UART/PCM interface for BT.

The following table shows the pin definition of wireless connectivity interfaces.

**Table 23: Pin Definition of Wireless Connectivity Interfaces** 

Pin Name	Pin No.	I/O	Description	Comment
WLAN Part				
SDC1_DATA3	129	Ю	WLAN SDIO data bus D3	1.8V power domain
SDC1_DATA2	130	Ю	WLAN SDIO data bus D2	1.8V power domain
SDC1_DATA1	131	Ю	WLAN SDIO data bus D1	1.8V power domain
SDC1_DATA0	132	Ю	WLAN SDIO data bus D0	1.8V power domain
SDC1_CLK	133	DO	WLAN SDIO bus clock	1.8V power domain
SDC1_CMD	134	Ю	WLAN SDIO bus command	1.8V power domain
WLAN_EN	136	DO	WLAN function control via FC20 module.	<ul><li>1.8V power domain</li><li>Active high.</li><li>It cannot be pulled up before startup</li></ul>
Coexistence and	Control Par	rt		
PM_ENABLE	127	DO	WLAN power control	1.8V power domain. Active high.
WAKE_ON_ WIRELESS	135	DI	Wake up the host (EC21 module) by FC20 module	1.8V power domain
COEX_UART_RX	137	DI	LTE/WLAN&BT coexistence signal	<ol> <li>1.8V power domain.</li> <li>It cannot be pulled up before startup</li> </ol>
COEX_UART_TX	138	DO	LTE/WLAN&BT coexistence signal	1.8V power domain. It cannot be pulled up before startup
WLAN_SLP_CLK	118	DO	WLAN sleep clock	
BT Part*				



BT_RTS*	37	DI	BT UART request to send	1.8V power domain
BT_TXD*	38	DO	BT UART transmit data	1.8V power domain
BT_RXD*	39	DI	BT UART receive data	1.8V power domain
BT_CTS*	40	DO	BT UART clear to send	1.8V power domain It cannot be pulled up before startup
PCM_IN <sup>1)</sup>	24	DI	PCM data input	1.8V power domain
PCM_OUT <sup>1)</sup>	25	DO	PCM data output	1.8V power domain
PCM_SYNC <sup>1)</sup>	26	Ю	PCM data frame synchronization signal	1.8V power domain
PCM_CLK <sup>1)</sup>	27	Ю	PCM data bit clock	1.8V power domain
BT_EN*	139	DO	BT function control via FC20 module.	1.8V power domain Active high.

The following figure shows a reference design of wireless connectivity interfaces with Quectel FC20 module.




Figure 30: Reference Circuit of Wireless Connectivity Interfaces with FC20 Module



#### **NOTES**

- 1. FC20 module can only be used as a slave device.
- 2. When BT function is enabled on EC21 module, PCM\_SYNC and PCM\_CLK pins are only used to output signals.
- 3. For more information about wireless connectivity interfaces, please refer to document [5].
- 4. "\*" means under development.
- 5. 1) Pads 24~27 are multiplexing pins used for audio design on EC25 module and BT function on BT module.

#### 3.19.1. WLAN Interface

EC21 provides a low power SDIO 3.0 interface and control interface for WLAN design.

SDIO interface supports the SDR mode (up to 50MHz).

As SDIO signals are very high-speed, in order to ensure the SDIO interface design corresponds with the SDIO 3.0 specification, please comply with the following principles:

- It is important to route the SDIO signal traces with total grounding. The impedance of SDIO signal trace is  $50\Omega\pm10\%$ .
- Keep SDIO signals far away from other sensitive circuits/signals such as RF circuits, analog signals, etc., as well as noisy signals such as clock signals, DCDC signals, etc.
- It is recommended to keep matching length between CLK and DATA/CMD less than 1mm and total routing length less than 50mm.
- Keep termination resistors within  $15\Omega\sim24\Omega$  on clock lines near the module and keep the route distance from the module clock pins to termination resistors less than 5mm.
- Make sure the adjacent trace spacing is 2 times of the trace width and bus capacitance is less than 15pF.

#### 3.19.2. BT Interface\*

EC21 supports a dedicated UART interface and a PCM interface for BT application.

Further information about BT interface will be added in future version of this document.

**NOTE** 

"\*" means under development.



## 3.20. USB\_BOOT Interface

EC21 provides a USB\_BOOT pin. Customers can pull up USB\_BOOT to VDD\_EXT before powering on the module, thus the module will enter into emergency download mode when powered on. In this mode, the module supports firmware upgrade over USB interface.

Table 24: Pin Definition of USB\_BOOT Interface

Pin Name	Pin No.	I/O	Description	Comment
USB_BOOT	115	DI	Force the module to enter into emergency download mode	<ul><li>1.8V power domain.</li><li>Active high.</li><li>It is recommended to reserve test point.</li></ul>

The following figure shows a reference circuit of USB\_BOOT interface.




Figure 31: Reference Circuit of USB\_BOOT Interface






Figure 32: Timing Sequence for Entering into Emergency Download Mode

#### **NOTES**

- 1. Please make sure that VBAT is stable before pulling down PWRKEY pin. The time between them is no less than 30ms.
- 2. When using MCU to control module to enter into the forced download mode, follow the above timing sequence. It is not recommended to pull up USB\_BOOT to 1.8V before powering up the VBAT. Short the test points as shown in *Figure 31* can manually force the module to enter into download mode.



## **4** GNSS Receiver

## 4.1. General Description

EC21 includes a fully integrated global navigation satellite system solution that supports Gen8C-Lite of Qualcomm (GPS, GLONASS, BeiDou, Galileo and QZSS).

EC21 supports standard NMEA-0183 protocol, and outputs NMEA sentences at 1Hz data update rate via USB interface by default.

By default, EC21 GNSS engine is switched off. It has to be switched on via AT command. For more details about GNSS engine technology and configurations, please refer to *document* [3].

#### 4.2. GNSS Performance

The following table shows the GNSS performance of EC21.

**Table 25: GNSS Performance** 

Parameter	Description	Conditions	Тур.	Unit
Sensitivity (GNSS)	Cold start	Autonomous	-146	dBm
	Reacquisition	Autonomous	-157	dBm
	Tracking	Autonomous	-157	dBm
TTFF (GNSS)	Cold start	Autonomous	35	S
	@open sky	XTRA enabled	18	S
	Warm start @open sky	Autonomous	26	S
		XTRA enabled	2.2	S



	Hot start	Autonomous	2.5	S
	@open sky	XTRA enabled	1.8	S
Accuracy (GNSS)	CEP-50	Autonomous @open sky	<2.5	m

#### **NOTES**

- 1. Tracking sensitivity: the lowest GNSS signal value at the antenna port on which the module can keep on positioning for 3 minutes.
- 2. Reacquisition sensitivity: the lowest GNSS signal value at the antenna port on which the module can fix position again within 3 minutes after loss of lock.
- 3. Cold start sensitivity: the lowest GNSS signal value at the antenna port on which the module fixes position within 3 minutes after executing cold start command.

## 4.3. Layout Guidelines

The following layout guidelines should be taken into account in customers' designs.

- Maximize the distance among GNSS antenna, main antenna and Rx-diversity antenna.
- Digital circuits such as (U)SIM card, USB interface, camera module and display connector should be kept away from the antennas.
- Use ground vias around the GNSS trace and sensitive analog signal traces to provide coplanar isolation and protection.
- Keep  $50\Omega$  characteristic impedance for the ANT\_GNSS trace.

Please refer to *Chapter 5* for GNSS antenna reference design and antenna installation information.



# **5** Antenna Interfaces

EC21 antenna interfaces include a main antenna interface, an Rx-diversity antenna interface which is used to resist the fall of signals caused by high speed movement and multipath effect, and a GNSS antenna interface. The antenna ports have an impedance of  $50\Omega$ .

## 5.1. Main/Rx-diversity Antenna Interfaces

#### 5.1.1. Pin Definition

The pin definition of main antenna and Rx-diversity antenna interfaces is shown below.

**Table 26: Pin Definition of RF Antennas** 

Pin Name	Pin No.	I/O	Description	Comment
ANT_MAIN	49	Ю	Main antenna pad	50Ω impedance
ANT_DIV	35	AI	Receive diversity antenna pad	50Ω impedance. If unused, keep it open.

#### 5.1.2. Operating Frequency

**Table 27: Module Operating Frequencies** 

3GPP Band	Transmit	Receive	Unit
GSM850	824~849	869~894	MHz
EGSM900	880~915	925~960	MHz
DCS1800	1710~1785	1805~1880	MHz
PCS1900	1850~1910	1930~1990	MHz
WCDMA B1	1920~1980	2110~2170	MHz



WCDMA B2	1850~1910	1930~1990	MHz
WCDMA B4	1710~1755	2110~2155	MHz
WCDMA B5	824~849	869~894	MHz
WCDMA B8	880~915	925~960	MHz
LTE FDD B1	1920~1980	2110~2170	MHz
LTE FDD B2	1850~1910	1930~1990	MHz
LTE FDD B3	1710~1785	1805~1880	MHz
LTE FDD B4	1710~1755	2110~2155	MHz
LTE FDD B5	824~849	869~894	MHz
LTE FDD B7	2500~2570	2620~2690	MHz
LTE FDD B8	880~915	925~960	MHz
LTE FDD B12	699~716	729~746	MHz
LTE FDD B13	777~787	746~756	MHz
LTE FDD B18	815~830	860~875	MHz
LTE FDD B19	830~845	875~890	MHz
LTE FDD B20	832~862	791~821	MHz
LTE FDD B26	814~849	859~894	MHz
LTE FDD B28	703~748	758~803	MHz
LTE TDD B40	2300~2400	2300~2400	MHz

## 5.1.3. Reference Design of RF Antenna Interface

A reference design of ANT\_MAIN and ANT\_DIV antenna pads is shown as below. A  $\pi$ -type matching circuit should be reserved for better RF performance. The capacitors are not mounted by default.






Figure 33: Reference Circuit of RF Antenna Interface

#### **NOTES**

- 1. Keep a proper distance between the main antenna and the Rx-diversity antenna to improve the receiving sensitivity.
- 2. ANT\_DIV function is enabled by default. **AT+QCFG="diversity",0** command can be used to disable receive diversity. Please refer to **document [2]** for details.
- 3. Place the π-type matching components (R1, C1, C2, R2, C3, C4) as close to the antenna as possible.

#### 5.1.4. Reference Design of RF Layout

For user's PCB, the characteristic impedance of all RF traces should be controlled as  $50\Omega$ . The impedance of the RF traces is usually determined by the trace width (W), the materials' dielectric constant, height from the reference ground to the signal layer (H), and the space between the RF trace and the ground (S). Microstrip and coplanar waveguide are typically used in RF layout to control characteristic impedance. The following figures are reference designs of microstrip or coplanar waveguide with different PCB structures.






Figure 34: Microstrip Design on a 2-layer PCB




Figure 35: Coplanar Waveguide Design on a 2-layer PCB




Figure 36: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)




Figure 37: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground)

In order to ensure RF performance and reliability, the following principles should be complied with in RF layout design:

- Please use an impedance simulation tool to control the characteristic impedance of RF traces as  $50\Omega$ .
- The GND pins adjacent to RF pins should not be designed as thermal relief pads, and should be fully connected to ground.
- The distance between the RF pins and the RF connector should be as short as possible, and all the right angle traces should be changed to curved ones.
- There should be clearance area under the signal pin of the antenna connector or solder joint.
- The reference ground of RF traces should be complete. Meanwhile, adding some ground vias around RF traces and the reference ground could help to improve RF performance. The distance between the ground vias and RF traces should be no less than two times the width of RF signal traces (2\*W).

For more details about RF layout, please refer to document [6].

#### 5.2. GNSS Antenna Interface

The following tables show the pin definition and frequency specification of GNSS antenna interface.

**Table 28: Pin Definition of GNSS Antenna Interface** 

Pin Name	Pin No.	I/O	Description	Comment
ANT_GNSS	47	AI	GNSS antenna	50Ω impedance. If unused, keep it open.



**Table 29: GNSS Frequency** 

Туре	Frequency	Unit
GPS	1575.42±1.023	MHz
GLONASS	1597.5~1605.8	MHz
Galileo	1575.42±2.046	MHz
BeiDou	1561.098±2.046	MHz
QZSS	1575.42	MHz

A reference design of GNSS antenna is shown as below.




Figure 38: Reference Circuit of GNSS Antenna

#### **NOTES**

- 1. An external LDO can be selected to supply power according to the active antenna requirement.
- 2. If the module is designed with a passive antenna, then the VDD circuit is not needed.



#### 5.3. Antenna Installation

#### 5.3.1. Antenna Requirement

The following table shows the requirements on main antenna, Rx-diversity antenna and GNSS antenna.

**Table 30: Antenna Requirements** 

Туре	Requirements
	Frequency range: 1559MHz~1609MHz
	Polarization: RHCP or linear
	VSWR: <2 (Typ.)
GNSS <sup>1)</sup>	Passive antenna gain: > 0dBi
	Active antenna noise figure: <1.5dB
	Active antenna gain: > 0dBi
	Active antenna embedded LNA gain: <17 dB
	VSWR: ≤2
	Efficiency: > 30%
	Max input power: 50W
	Input impedance: 50Ω
	Cable insertion loss: <1dB
GSM/WCDMA/LTE	(GSM850, EGSM900, WCDMA B5/B8,
	LTE-FDD B5/B8/B12/B13/B18/B19/B20/B26/B28)
	Cable insertion loss: <1.5dB
	(DCS1800, PCS1900, WCDMA B1/B2/B4, LTE B1/B2/B3/B4)
	Cable insertion loss <2dB
	(LTE-FDD B7, LTE-TDD B40)

#### **NOTE**

<sup>&</sup>lt;sup>1)</sup> It is recommended to use a passive GNSS antenna when LTE B13 or B14 is supported, as the use of active antenna may generate harmonics which will affect the GNSS performance.



#### 5.3.2. Recommended RF Connector for Antenna Installation

If RF connector is used for antenna connection, it is recommended to use U.FL-R-SMT connector provided by Hirose.




Figure 39: Dimensions of the U.FL-R-SMT Connector (Unit: mm)

U.FL-LP serial connectors listed in the following figure can be used to match the U.FL-R-SMT.




Figure 40: Mechanicals of U.FL-LP Connectors



The following figure describes the space factor of mated connector.




Figure 41: Space Factor of Mated Connector (Unit: mm)

For more details, please visit <a href="http://www.hirose.com">http://www.hirose.com</a>.



# **6** Electrical, Reliability and Radio Characteristics

# **6.1. Absolute Maximum Ratings**

Absolute maximum ratings for power supply and voltage on digital and analog pins of the module are listed in the following table.

**Table 31: Absolute Maximum Ratings** 

Parameter	Min.	Max.	Unit
VBAT_RF/VBAT_BB	-0.3	4.7	V
USB_VBUS	-0.3	5.5	V
Peak Current of VBAT_BB	0	0.8	A
Peak Current of VBAT_RF	0	1.8	A
Voltage at Digital Pins	-0.3	2.3	V
Voltage at ADC0	0	VBAT_BB	V
Voltage at ADC1	0	VBAT_BB	V



## 6.2. Power Supply Ratings

**Table 32: Power Supply Ratings** 

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
VBAT	VBAT_BB and VBAT_RF	The actual input voltages must stay between the minimum and maximum values.	3.3	3.8	4.3	V
	Voltage drop during burst transmission	Maximum power control level on EGSM900			400	mV
I <sub>VBAT</sub>	Peak supply current (during transmission slot)	Maximum power control level on EGSM900		1.8	2.0	А
USB_VBUS	USB detection		3.0	5.0	5.25	V

### 6.3. Operation and Storage Temperatures

The operation and storage temperatures are listed in the following table.

**Table 33: Operation and Storage Temperatures** 

Parameter	Min.	Тур.	Max.	Unit
Operation Temperature Range <sup>1)</sup>	-35	+25	+75	°C
Extended Temperature Range <sup>2)</sup>	-40		+85	°C
Storage Temperature Range	-40		+90	°C

#### **NOTES**

- 1. 1) Within operation temperature range, the module is 3GPP compliant.
- 2. <sup>2)</sup> Within extended temperature range, the module remains the ability to establish and maintain a voice, SMS, data transmission, emergency call, etc. There is no unrecoverable malfunction. There are also no effects on radio spectrum and no harm to radio network. Only one or more parameters like P<sub>out</sub> might reduce in their value and exceed the specified tolerances. When the temperature returns to the normal operation temperature levels, the module will meet 3GPP specifications again.



# **6.4. Current Consumption**

The values of current consumption are shown below.

**Table 34: EC21-E Current Consumption** 

Parameter	Description	Conditions	Тур.	Unit
	OFF state	Power down	13	uA
		AT+CFUN=0 (USB disconnected)	1.4	mA
		EGSM900 @DRX=9 (USB disconnected)	1.8	mA
		DCS1800 @DRX=9 (USB disconnected)	1.8	mA
	Sleep state	WCDMA PF=64 (USB disconnected)	2.4	mA
		WCDMA PF=128 (USB disconnected)	1.9	mA
		FDD-LTE PF=64 (USB disconnected)	3.2	mA
		FDD-LTE PF=128 (USB disconnected)	2.1	mA
	Idle state (GNSS OFF)	EGSM900 @DRX=5 (USB disconnected)	22.0	mA
1		EGSM900 @DRX=5 (USB connected)	32.0	mA
I <sub>VBAT</sub>		WCDMA PF=64 (USB disconnected)	22.5	mA
		WCDMA PF=64 (USB connected)	32.7	mA
		LTE-FDD PF=64 (USB disconnected)	22.5	mA
		LTE-FDD PF=64 (USB connected)	32.5	mA
		EGSM900 4DL/1UL @32.3dBm	220	mA
		EGSM900 3DL/2UL @32.18dBm	387	mA
	GPRS data transfer	EGSM900 2DL/3UL @30.3dBm	467	mA
	(GNSS OFF)	EGSM900 1DL/4UL @29.4dBm	555	mA
		DCS1800 4DL/1UL @29.6dBm	185	mA
		DCS1800 3DL/2UL @29.1dBm	305	mA



	DCS1800 2DL/3UL @28.8dBm	431	mA
	DCS1800 1DL/4UL @29.1dBm	540	mA
	EGSM900 4DL/1UL @26dBm	148	mA
	EGSM900 3DL/2UL @26dBm	245	mA
	EGSM900 2DL/3UL @25dBm	338	mA
EDGE data transfer	EGSM900 1DL/4UL @25dBm	432	mA
(GNSS OFF)	DCS1800 4DL/1UL @26dBm	150	mA
	DCS1800 3DL/2UL @25dBm	243	mA
	DCS1800 2DL/3UL @25dBm	337	mA
	DCS1800 1DL/4UL @25dBm	430	mA
	WCDMA B1 HSDPA @22.5dBm	659	mA
	WCDMA B1 HSUPA @21.11dBm	545	mA
WCDMA data transfer	WCDMA B5 HSDPA @23.5dBm	767	mA
(GNSS OFF)	WCDMA B5 HSUPA @21.4dBm	537	mA
	WCDMA B8 HSDPA @22.41dBm	543	mA
	WCDMA B8 HSUPA @21.2dBm	445	mA
	LTE-FDD B1 @23.45dBm	807	mA
	LTE-FDD B3 @23.4dBm	825	mA
LTE data transfer	LTE-FDD B5 @23.4dBm	786	mA
(GNSS OFF)	LTE-FDD B7 @23.86dBm	887	mA
	LTE-FDD B8 @23.5dBm	675	mA
	LTE-FDD B20 @23.57dBm	770	mA
GSM voice call	EGSM900 PCL=5 @32.8dBm	336	mA
GOIVI VOICE CAII	PCS1800 PCL=0 @29.3dBm	291	mA
WCDMA voice call	WCDMA B1 @23.69dBm	683	mA



WCDMA B5 @23.61dBm	741	mA
WCDMA B8 @23.35dBm	564	mA

**Table 35: EC21-A Current Consumption** 

Parameter	Description	Conditions	Тур.	Unit
	OFF state	Power down	10	uA
		AT+CFUN=0 (USB disconnected)	1.25	mA
		WCDMA PF=64 (USB disconnected)	2.03	mA
	Sleep state	WCDMA PF=128 (USB disconnected)	1.65	mA
		LTE-FDD PF=64 (USB disconnected)	2.31	mA
		LTE-FDD PF=128 (USB disconnected)	1.85	mA
		WCDMA PF=64 (USB disconnected)	23.1	mA
	Idle state (GNSS OFF)	WCDMA PF=64 (USB connected)	32.8	mA
		LTE-FDD PF=64 (USB disconnected)	22.8	mA
$I_{VBAT}$		LTE-FDD PF=64 (USB connected)	32.8	mA
IVBAI	WCDMA data transfer (GNSS OFF)	WCDMA B2 HSDPA @21.54dBm	479.0	mA
		WCDMA B2 HSUPA @22.19dBm	530.0	mA
		WCDMA B4 HSDPA @22.15dBm	539.0	mA
		WCDMA B4 HSUPA @21.82dBm	531.0	mA
		WCDMA B5 HSDPA @22.22dBm	454.0	mA
		WCDMA B5 HSUPA @21.45dBm	433.0	mA
		LTE-FDD B2 @23.11dBm	721.0	mA
	LTE data transfer (GNSS OFF)	LTE-FDD B4 @23.16dBm	748.0	mA
		LTE-FDD B12 @23.25dBm	668.0	mA
	WCDMA voice call	WCDMA B2 @22.97dBm	565.0	mA



WCDMA B4 @22.91dBm	590.0	mA
WCDMA B5 @23.06dBm	493.0	mA

Table 36: EC21-V Current Consumption

Parameter	Description	Conditions	Тур.	Unit
	OFF state	Power down	10	uA
		AT+CFUN=0 (USB disconnected)	1.07	mA
	Sleep state	LTE-FDD PF=64 (USB disconnected)	2.85	mA
		LTE-FDD PF=128 (USB disconnected)	2.26	mA
I <sub>VBAT</sub>	Idle state (GNSS OFF)	LTE-FDD PF=64 (USB disconnected)	22.0	mA
		LTE-FDD PF=64 (USB connected)	32.0	mA
	LTE data transfer (GNSS OFF)	LTE-FDD B4 @22.77dBm	762.0	mA
		LTE-FDD B13 @23.05dBm	533.0	mA

**Table 37: EC21-AUT Current Consumption** 

Parameter	Description	Conditions	Тур.	Unit
	OFF state	Power down	10	uA
		AT+CFUN=0 (USB disconnected)	0.99	mA
		WCDMA PF=64 (USB disconnected)	2.1	mA
	Sleep state	WCDMA PF=128 (USB disconnected)	1.7	mA
1		LTE-FDD PF=64 (USB disconnected)	2.9	mA
$I_{VBAT}$		LTE-FDD PF=128 (USB disconnected)	2.4	mA
	Idle state (GNSS OFF)	WCDMA PF=64 (USB disconnected)	22.0	mA
		WCDMA PF=64 (USB connected)	32.0	mA
		LTE-FDD PF=64 (USB disconnected)	23.6	mA
		LTE-FDD PF=64 (USB connected)	33.6	mA



**Table 38: EC21-AUV Current Consumption** 

Parameter	Description	Conditions	Тур.	Unit
	OFF state	Power down	10	uA
		AT+CFUN=0 (USB disconnected)	1.15	mA
		WCDMA PF=64 (USB disconnected)	2.06	mA
	Sleep state	WCDMA PF=128 (USB disconnected)	1.65	mA
		LTE-FDD PF=64 (USB disconnected)	2.46	mA
		LTE-FDD PF=128 (USB disconnected)	1.86	mA
$I_{VBAT}$	Idle state (GNSS OFF)	WCDMA PF=64 (USB disconnected)	22.0	mA
		WCDMA PF=64 (USB connected)	32.0	mA
		LTE-FDD PF=64 (USB disconnected)	23.5	mA
		LTE-FDD PF=64 (USB connected)	33.5	mA
	WCDMA data	WCDMA B1 HSDPA @22.59dBm	623.0	mA
	transfer	WCDMA B1 HSUPA @22.47dBm	628.0	mA
	(GNSS OFF)	WCDMA B5 HSDPA @22.95dBm	605.0	mA



	WCDMA B5 HSUPA @22.87dBm	610.0	mA
	WCDMA B8 HSDPA @22.37dBm	549.0	mA
	WCDMA B8 HSUPA @22.09dBm	564.0	mA
	LTE-FDD B1 @23.28dBm	789.0	mA
LTE data transfer (GNSS OFF)	LTE-FDD B3 @23.2dBm	768.0	mA
	LTE-FDD B5 @23.05dBm	669.0	mA
,	LTE-FDD B8 @23.21dBm	693.0	mA
	LTE-FDD B28 @22.9dBm	795.0	mA
WCDMA voice call	WCDMA B1 @23.43dBm	672.0	mA
	WCDMA B5 @23.32dBm	616.0	mA
	WCDMA B8 @23.31dBm	592.0	mA

Table 39: EC21-J Current Consumption

Parameter	Description	Conditions	Тур.	Unit
	OFF state	Power down	10	uA
		AT+CFUN=0 (USB disconnected)	0.85	mA
	Sleep state	LTE-FDD PF=64 (USB disconnected)	2.20	mA
		LTE-FDD PF=128 (USB disconnected)	1.46	mA
	Idle state (GNSS OFF)	LTE-FDD PF=64 (USB disconnected)	23.5	mA
$I_{VBAT}$		LTE-FDD PF=64 (USB connected)	33.8	mA
IVBAT		LTE-FDD B1 @23.35dBm	734.0	mA
		LTE-FDD B3 @22.95dBm	778.0	mA
	LTE data transfer	LTE-FDD B8 @22.81dBm	722.0	mA
	(GNSS OFF)	LTE-FDD B18 @23.15dBm	677.0	mA
		LTE-FDD B19 @23.17dBm	688.0	mA
		LTE-FDD B26 @23.37dBm	723.0	mA



Table 40: EC21-KL Current Consumption

Parameter	Description	Conditions	Тур.	Unit
	OFF state	Power down	10	uA
		AT+CFUN=0 (USB disconnected)	1.08	mA
	Sleep state	ate LTE-FDD PF=64 (USB disconnected) 2.1	2.1	mA
	LTE-FDD	LTE-FDD PF=128 (USB disconnected)	1.4	mA
	Idle state (GNSS OFF)	LTE-FDD PF=64 (USB disconnected)	24.8	mA
I <sub>VBAT</sub>		LTE-FDD PF=64 (USB connected)	33.5	mA
		LTE-FDD B1 @23.0dBm	771.0	mA
		LTE-FDD B3 @23.36dBm	780.0	mA
	LTE data transfer (GNSS OFF)	LTE-FDD B5 @23.56dBm	628.0	mA
		LTE-FDD B7 @23.32dBm	754.0	mA
		LTE-FDD B8 @23.33dBm	680.0	mA

Table 41: EC21-EU Current Consumption

Description	Conditions	Тур.	Unit
OFF state	Power down	TBD	uA
	AT+CFUN=0 (USB disconnected)	TBD	mA
	EGSM900 @DRX=9 (USB disconnected)	TBD	mA
Sleep state	DCS1800 @DRX=9 (USB disconnected)	TBD	mA
	WCDMA PF=64 (USB disconnected)	TBD	mA
	WCDMA PF=128 (USB disconnected)	TBD	mA
	FDD-LTE PF=64 (USB disconnected)	TBD	mA
FDD-LTE PF=128 (USB disconnected	FDD-LTE PF=128 (USB disconnected)	TBD	mA
Idle state	EGSM900 @DRX=5 (USB disconnected)	TBD	mA
	OFF state  Sleep state	OFF state  Power down  AT+CFUN=0 (USB disconnected)  EGSM900 @DRX=9 (USB disconnected)  DCS1800 @DRX=9 (USB disconnected)  WCDMA PF=64 (USB disconnected)  WCDMA PF=128 (USB disconnected)  FDD-LTE PF=64 (USB disconnected)  FDD-LTE PF=128 (USB disconnected)	OFF state  Power down  TBD  AT+CFUN=0 (USB disconnected)  EGSM900 @DRX=9 (USB disconnected)  DCS1800 @DRX=9 (USB disconnected)  TBD  WCDMA PF=64 (USB disconnected)  TBD  WCDMA PF=128 (USB disconnected)  TBD  FDD-LTE PF=64 (USB disconnected)  TBD  TBD



(GNSS OFF)	EGSM900 @DRX=5 (USB connected)	TBD	mA
	WCDMA PF=64 (USB disconnected)	TBD	mA
	WCDMA PF=64 (USB connected)	TBD	mA
	LTE-FDD PF=64 (USB disconnected)	TBD	mA
	LTE-FDD PF=64 (USB connected)	TBD	mA
	EGSM900 4DL/1UL @33.4dBm	249	mA
	EGSM900 3DL/2UL @32.1dBm	400	mA
	EGSM900 2DL/3UL @30.3dBm	467	mA
GPRS data transfer	EGSM900 1DL/4UL @28.4dBm	541	mA
(GNSS OFF)	DCS1800 4DL/1UL @29.6dBm	165	mA
	DCS1800 3DL/2UL @29.1dBm	269	mA
	DCS1800 2DL/3UL @27.1dBm	331	mA
	DCS1800 1DL/4UL @25.9dBm	339	mA
	EGSM900 4DL/1UL @26.7dBm	148	mA
	EGSM900 3DL/2UL @25.6dBm	232	mA
	EGSM900 2DL/3UL @23.5dBm	289	mA
EDGE data transfer	EGSM900 1DL/4UL @22.5dBm	348	mA
(GNSS OFF)	DCS1800 4DL/1UL @25.4dBm	131	mA
	DCS1800 3DL/2UL @24.2dBm	216	mA
	DCS1800 2DL/3UL @22.1dBm	288	mA
	DCS1800 1DL/4UL @21dBm	362	mA
	WCDMA B1 HSDPA @22.6dBm	480	mA
WCDMA data transfer	WCDMA B1 HSUPA @22.4dBm	493	mA
(GNSS OFF)	WCDMA B8 HSDPA @22.9dBm	525	mA
	WCDMA B8 HSUPA @22.3dBm	518	mA



LTE data transfer (GNSS OFF)	LTE-FDD B1 @23.45dBm	668	mA
	LTE-FDD B3 @23.7dBm	729	mA
	LTE-FDD B7 @23.4dBm	821	mA
	LTE-FDD B8 @22.7dBm	582	mA
	LTE-FDD B20 @23.7dBm	675	mA
	LTE-FDD B28A @23dBm	693	mA
CSM voice cell	GSM900 PCL=5 @33.1dBm	257	mA
GSM voice call	PCS1800 PCL=0 @30dBm	175	mA
WCDMA voice call	WCDMA B1 @23.6dBm	518	mA
	WCDMA B8 @23.8dBm	581	mA

Table 42: EC21-EC Current Consumption

Parameter	Description	Conditions	Тур.	Unit
	OFF state	Power down	11	uA
		AT+CFUN=0 (USB disconnected)	1.02	mA
		GSM DRX=2 (USB disconnected)	2.01	mA
		GSM DRX=9 (USB disconnected)	2.1	mA
	Sleep state	WCDMA PF=64 (USB disconnected)	2.02	mA
		WCDMA PF=128 (USB disconnected)	1.39	mA
$I_{VBAT}$		LTE-FDD PF=64 (USB disconnected)	2.20	mA
		LTE-FDD PF=128 (USB disconnected)	1.81	mA
		GSM DRX=5 (USB disconnected)	18.7	mA
	Idle state	GSM DRX=5 (USB connected)	27.6	mA
	(GNSS OFF)	WCDMA PF=64 (USB disconnected)	21.0	mA
		WCDMA PF=64 (USB connected)	31.0	mA



	LTE-FDD PF=64 (USB disconnected)	20.7	mA
	LTE-FDD PF=64 (USB connected)	30.8	mA
	EGSM900 4DL/1UL @33.23dBm	265.0	mA
	EGSM900 3DL/2UL @31.96dBm	388.0	mA
	EGSM900 2DL/3UL @29.73dBm	461.0	mA
GPRS data	EGSM900 1DL/4UL @28.5dBm	606	mA
transfer (GNSS OFF)	DCS1800 4DL/1UL @30.49dBm	156.0	mA
	DCS1800 3DL/2UL @29.24dBm	250.0	mA
	DCS1800 2DL/3UL @27.15dBm	344.0	mA
	DCS1800 1DL/4UL @25.88dBm	441.0	mA
	EGSM900 4DL/1UL PCL=8 @26.60dBm	160.0	mA
	EGSM900 3DL/2UL PCL=8 @25.43dBm	259.0	mA
	EGSM900 2DL/3UL PCL=8 @23.4dBm	381.0	mA
EDGE data	EGSM900 1DL/4UL PCL=8 @22.36dBm	488.0	mA
transfer (GNSS OFF)	DCS1800 4DL/1UL PCL=2 @25.59dBm	132.0	mA
	DCS1800 3DL/2UL PCL=2 @24.54dBm	205.0	mA
	DCS1800 2DL/3UL PCL=2 @22.38dBm	300.0	mA
	DCS1800 1DL/4UL PCL=2 @21.24dBm	359.0	mA
	WCDMA B1 HSDPA @22.43dBm	504.0	mA
WCDMA data	WCDMA B1 HSUPA @21.92dBm	497.0	mA
transfer (GNSS OFF)	WCDMA B8 HSDPA @22.88dBm	562.0	mA
	WCDMA B8 HSUPA @22.14dBm	535.0	mA
LTE data transfer (GNSS OFF)	LTE-FDD B1 @23.6dBm	659.0	mA
	LTE-FDD B3 @23.67dBm	693.0	mA
	LTE-FDD B7 @23.83dBm	821.0	mA



	LTE-FDD B8 @23.82dBm	695.0	mΑ
	LTE-FDD B20 @23.88dBm	690.0	mA
	LTE-FDD B28A @23.43dBm	689.0	mΑ
CCM voice call	EGSM900 PCL=5 @33.25dBm	258.0	mΑ
GSM voice call	DCS1800 PCL=0 @30.23dBm	188.0	mΑ
WCDMA voice call	WCDMA B1 @23.88dBm	548.0	mΑ
	WCDMA B8 @23.8dBm	615.0	mΑ

Table 43: GNSS Current Consumption of EC21 Series Module

Parameter	Description	Conditions	Тур.	Unit
	Searching	Cold start @Passive Antenna	58	mA
	(AT+CFUN=0)	Lost state @Passive Antenna	58	mA
I <sub>VBAT</sub> (GNSS)	(GNSS)  Tracking  (AT+CFUN=0)	Instrument Environment	33	mA
` ' Ti		Open Sky @Passive Antenna	35	mA
		Open Sky @Active Antenna	43	mA

# 6.5. RF Output Power

The following table shows the RF output power of EC21 module.

**Table 43: RF Output Power** 

Frequency	Max.	Min.
GSM850/EGSM900	33dBm±2dB	5dBm±5dB
DCS1800/PCS1900	30dBm±2dB	0dBm±5dB
GSM850/EGSM900 (8-PSK)	27dBm±3dB	5dBm±5dB
DCS1800/PCS1900 (8-PSK)	26dBm±3dB	0dBm±5dB



WCDMA bands	24dBm+1/-3dB	<-49dBm
LTE-FDD bands	23dBm±2dB	<-39dBm
LTE-TDD bands	23dBm±2dB	<-39dBm

#### **NOTE**

In GPRS 4 slots TX mode, the maximum output power is reduced by 3.0dB. The design conforms to the GSM specification as described in *Chapter 13.16* of *3GPP TS 51.010-1*.

## 6.6. RF Receiving Sensitivity

The following tables show the conducted RF receiving sensitivity of EC21 series module.

Table 44: EC21-E Conducted RF Receiving Sensitivity

Frequency	Primary	Diversity	SIMO <sup>1)</sup>	3GPP (SIMO)
EGSM900	-109.0dBm	/	/	-102.0dBm
DCS1800	-109.0dBm	1	/	-102.0dbm
WCDMA Band 1	-110.5dBm	/	/	-106.7dBm
WCDMA Band 5	-110.5dBm	/	/	-104.7dBm
WCDMA Band 8	-110.5dBm	/	/	-103.7dBm
LTE-FDD B1 (10M)	-98.0dBm	-98.0dBm	-101.5dBm	-96.3dBm
LTE-FDD B3 (10M)	-96.5dBm	-98.5dBm	-101.5dBm	-93.3dBm
LTE-FDD B5 (10M)	-98.0dBm	-98.5dBm	-101.0dBm	-94.3dBm
LTE-FDD B7 (10M)	-97.0dBm	-97.0dBm	-99.5dBm	-94.3dBm
LTE-FDD B8 (10M)	-97.0dBm	-97.0dBm	-101.0dBm	-93.3dBm
LTE-FDD B20 (10M)	-97.5dBm	-99.0dBm	-102.5dBm	-93.3dBm



## Table 45: EC21-A Conducted RF Receiving Sensitivity

Frequency	Primary	Diversity	SIMO <sup>1)</sup>	3GPP (SIMO)
WCDMA B2	-110.0dBm	/	/	-104.7dBm
WCDMA B4	-110.0dBm	/	/	-106.7dBm
WCDMA B5	-110.5dBm	/	/	-104.7dBm
LTE-FDD B2 (10M)	-98.0dBm	-98.0dBm	-101.0dBm	-94.3dBm
LTE-FDD B4 (10M)	-97.5dBm	-99.0dBm	-101.0dBm	-96.3dBm
LTE-FDD B12 (10M)	-97.2dBm	-98.0dBm	-101.0dBm	-93.3dBm

#### Table 46: EC21-V Conducted RF Receiving Sensitivity

Frequency	Primary	Diversity	SIMO <sup>1)</sup>	3GPP (SIMO)
LTE-FDD B4 (10M)	-97.5dBm	-99.0dBm	-101.0dBm	-96.3dBm
LTE-FDD B13 (10M)	-97.7dBm	-97.0dBm	-100.0dBm	-93.3dBm

## Table 47: EC21-AUT Conducted RF Receiving Sensitivity

Frequency	Primary	Diversity	SIMO <sup>1)</sup>	3GPP (SIMO)
WCDMA B1	-110.0dBm	/	/	-106.7dBm
WCDMA B5	-110.5dBm	/	/	-104.7dBm
LTE-FDD B1 (10M)	-98.5dBm	-98.0dBm	-101.0dBm	-96.3dBm
LTE-FDD B3 (10M)	-98.0dBm	-97.0dBm	-100.0dBm	-93.3dBm
LTE-FDD B5 (10M)	-98.0dBm	-99.0dBm	-102.5dBm	-94.3dBm
LTE-FDD B7 (10M)	-97.0dBm	-97.0dBm	-98.5dBm	-94.3dBm
LTE-FDD B28 (10M)	-97.0dBm	-99.0dBm	-102.0dBm	-94.8dBm



Table 48: EC21-KL Conducted RF Receiving Sensitivity

Frequency	Primary	Diversity	SIMO <sup>1)</sup>	3GPP (SIMO)
LTE-FDD B1 (10M)	-98.0dBm	-99.5dBm	-100.5dBm	-96.3dBm
LTE-FDD B3 (10M)	-97.0dBm	-97.5dBm	-99.5dBm	-93.3dBm
LTE-FDD B5 (10M)	-98.0dBm	-99.5dBm	-100.5dBm	-94.3dBm
LTE-FDD B7 (10M)	-96.0dBm	-96.0dBm	-98.5dBm	-94.3dBm
LTE-FDD B8 (10M)	-97.0dBm	-99.0dBm	-101.0dBm	-93.3dBm

Table 49: EC21-J Conducted RF Receiving Sensitivity

Frequency	Primary	Diversity	SIMO <sup>1)</sup>	3GPP (SIMO)
LTE-FDD B1 (10M)	-97.5dBm	-98.7dBm	-100.2dBm	-96.3dBm
LTE-FDD B3 (10M)	-96.5dBm	-97.1dBm	-100.5dBm	-93.3dBm
LTE-FDD B8 (10M)	-98.4dBm	-99.0dBm	-101.2dBm	-93.3dBm
LTE-FDD B18 (10M)	-99.5dBm	-99.0dBm	-101.7dBm	-96.3dBm
LTE-FDD B19 (10M)	-99.2dBm	-99.0dBm	-101.4dBm	-96.3dBm
LTE-FDD B26 (10M)	-99.5dBm	-99.0dBm	-101.5dBm	-93.8dBm

Table 50: EC21-AUV Conducted RF Receiving Sensitivity

Frequency	Primary	Diversity	SIMO <sup>1)</sup>	3GPP (SIMO)
WCDMA B1	-109.5dBm	/	/	-106.7dBm
WCDMA B5	-111.0dBm	/	/	-104.7dBm
WCDMA B8	-111.0dBm	/	/	-103.7dBm
LTE-FDD B1 (10M)	-97.7dBm	-97.5dBm	-101.3dBm	-96.3dBm
LTE-FDD B3 (10M)	-98.2dBm	-98.6dBm	-102.7dBm	-93.3dBm
LTE-FDD B5 (10M)	-98.7dBm	-98.2dBm	-102.5dBm	-94.3dBm



LTE-FDD B8 (10M)	-98.2dBm	-98.2dBm	-102.3dBm	-93.3dBm
LTE-FDD B28 (10M)	-98.0dBm	-98.7dBm	-102.1dBm	-94.8dBm

Table 51: EC21-AU Conducted RF Receiving Sensitivity

Frequency	Primary	Diversity	SIMO <sup>1)</sup>	3GPP (SIMO)
GSM850	-109.0dBm	/	/	-102.0dBm
EGSM900	-109.0dBm	/	/	-102.0dBm
DCS1800	-109.0dBm	/	/	-102.0dBm
PCS1900	-109.0dBm	/	/	-102.0dBm
WCDMA B1	-110.0dBm	/	/	-106.7dBm
WCDMA B2	-110.0dBm	/	/	-104.7dBm
WCDMA B5	-111.0dBm	/	/	-104.7dBm
WCDMA B8	-111.0dBm	/	/	-103.7dBm
LTE-FDD B1 (10M)	-97.2dBm	-97.5dBm	-100.2dBm	-96.3dBm
LTE-FDD B2 (10M)	-98.2dBm	/	/	-94.3dBm
LTE-FDD B3 (10M)	-98.7dBm	-98.6dBm	-102.2dBm	-93.3dBm
LTE-FDD B4 (10M)	-97.7dBm	-97.4dBm	-100.2dBm	-96.3dBm
LTE-FDD B5 (10M)	-98.0dBm	-98.2dBm	-101.0dBm	-94.3dBm
LTE-FDD B7 (10M)	-97.7dBm	-97.7dBm	-101.2dBm	-94.3dBm
LTE-FDD B8 (10M)	-99.2dBm	-98.2dBm	-102.2dBm	-93.3dBm
LTE-FDD B28 (10M)	-98.6dBm	-98.7dBm	-102.0dBm	-94.8dBm
LTE-TDD B40 (10M)	-97.2dBm	-98.4dBm	-101.2dBm	-96.3dBm



Table 52: EC21-EU Conducted RF Receiving Sensitivity

Frequency	Primary	Diversity	SIMO <sup>1)</sup>	3GPP (SIMO)
EGSM900	-109.0dBm	/	/	-102.0dBm
DCS1800	-109.0dBm	/	/	-102.0dbm
WCDMA Band 1	-110.5dBm	/	1	-106.7dBm
WCDMA Band 8	-110.5dBm	/	/	-103.7dBm
LTE-FDD B1 (10M)	-98.2dBm	-99dBm	-101.7dBm	-96.3dBm
LTE-FDD B3 (10M)	-98.7dBm	-99.5dBm	-102.2dBm	-93.3dBm
LTE-FDD B7 (10M)	-97.2dBm	-98.5dBm	-100.7dBm	-94.3dBm
LTE-FDD B8 (10M)	-98.7dBm	-100dBm	-102.7dBm	-93.3dBm
LTE-FDD B20 (10M)	-98.2dBm	-99.5dBm	-102.2dBm	-93.3dBm
LTE-FDD B28A (10M)	-99dBm	-100dBm	-102.5dBm	-94.8dBm

Table 53: EC21-EC Conducted RF Receiving Sensitivity

Frequency	Primary	Diversity	SIMO <sup>1)</sup>	3GPP (SIMO)
EGSM900	-108.8dBm	/	/	-102.0dBm
DCS1800	-109.0dBm	/	/	-102.0dbm
WCDMA B1	-110.5dBm	/	/	-106.7dBm
WCDMA B8	-110.5dBm	/	/	-103.7dBm
LTE-FDD B1 (10M)	-98.0dBm	-98.0dBm	-101.0dBm	-96.3dBm
LTE-FDD B3 (10M)	-96.5dBm	-98.5dBm	-100.0dBm	-93.3dBm
LTE-FDD B7 (10M)	-97.0dBm	-95.5dBm	-99.5dBm	-94.3dBm
LTE-FDD B8 (10M)	-97.0dBm	-97.0dBm	-101.0dBm	-93.3dBm
LTE-FDD B20 (10M)	-97.5dBm	-99.0dBm	-101.0dBm	-93.3dBm
LTE-FDD B28 (10M)	-98.6dBm	-98.7dBm	-101.5dBm	-94.8dBm



#### **NOTE**

<sup>1)</sup> SIMO is a smart antenna technology that uses a single antenna at the transmitter side and two antennas at the receiver side, which can improve RX performance.

#### 6.7. Electrostatic Discharge

The module is not protected against electrostatics discharge (ESD) in general. Consequently, it is subject to ESD handling precautions that typically apply to ESD sensitive components. Proper ESD handling and packaging procedures must be applied throughout the processing, handling and operation of any application that incorporates the module.

The following table shows the module's' electrostatics discharge characteristics.

Table 54: Electrostatics Discharge Characteristics (25°C, 45% Relative Humidity)

Tested Points	Contact Discharge	Air Discharge	Unit
VBAT, GND	±5	±10	kV
All Antenna Interfaces	±4	±8	kV
Other Interfaces	±0.5	±1	kV

#### 6.8. Thermal Consideration

In order to achieve better performance of the module, it is recommended to comply with the following principles for thermal consideration:

- On customers' PCB design, please keep placement of the module away from heating sources, especially high power components such as ARM processor, audio power amplifier, power supply, etc.
- Do not place components on the opposite side of the PCB area where the module is mounted, in order to facilitate adding of heatsink when necessary.
- Do not apply solder mask on the opposite side of the PCB area where the module is mounted, so as
  to ensure better heat dissipation performance.
- The reference ground of the area where the module is mounted should be complete, and add ground vias as many as possible for better heat dissipation.
- Make sure the ground pads of the module and PCB are fully connected.
- According to customers' application demands, the heatsink can be mounted on the top of the module,



- or the opposite side of the PCB area where the module is mounted, or both of them.
- The heatsink should be designed with as many fins as possible to increase heat dissipation area.
   Meanwhile, a thermal pad with high thermal conductivity should be used between the heatsink and module/PCB.

The following shows two kinds of heatsink designs for reference and customers can choose one or both of them according to their application structure.




Figure 42: Referenced Heatsink Design (Heatsink at the Top of the Module)




Figure 43: Referenced Heatsink Design (Heatsink at the Bottom of Customers' PCB)



#### **NOTES**

- 1. The module offers the best performance when the internal BB chip stays below 105°C. When the maximum temperature of the BB chip reaches or exceeds 105°C, the module works normal but provides reduced performance (such as RF output power, data rate, etc.). When the maximum BB chip temperature reaches or exceeds 115°C, the module will disconnect from the network, and it will recover to network connected state after the maximum temperature falls below 115°C. Therefore, the thermal design should be maximally optimized to make sure the maximum BB chip temperature always maintains below 105°C. Customers can execute **AT+QTEMP** command and get the maximum BB chip temperature from the first returned value.
- 2. For more detailed guidelines on thermal design, please refer to *document* [7].



# **7** Mechanical Dimensions

This chapter describes the mechanical dimensions of the module. All dimensions are measured in mm. The tolerances for dimensions without tolerance values are ±0.05mm.

#### 7.1. Mechanical Dimensions of the Module




Figure 44: Module Top and Side Dimensions






Figure 45: Module Bottom Dimensions (Bottom View)



# 7.2. Recommended Footprint




Figure 46: Recommended Footprint (Top View)

#### **NOTES**

- 1. The keepout area should not be designed.
- 2. For easy maintenance of the module, please keep about 3mm between the module and other components in the host PCB.



# 7.3. Design Effect Drawings of the Module



Figure 47: Top View of the Module




Figure 48: Bottom View of the Module

#### **NOTE**

These are design effect drawings of EC21 module. For more accurate pictures, please refer to the module that you get from Quectel.



# 8 Storage, Manufacturing and Packaging

## 8.1. Storage

EC21 is stored in a vacuum-sealed bag. It is rated at MSL 3, and its storage restrictions are listed below.

- 1. Shelf life in vacuum-sealed bag: 12 months at <40°C/90%RH.
- 2. After the vacuum-sealed bag is opened, devices that will be subjected to reflow soldering or other high temperature processes must be:
  - Mounted within 168 hours at the factory environment of ≤30°C/60%RH.
  - Stored at <10% RH.</li>
- 3. Devices require bake before mounting, if any circumstances below occurs:
  - When the ambient temperature is 23°C±5°C and the humidity indicator card shows the humidity is >10% before opening the vacuum-sealed bag.
  - Device mounting cannot be finished within 168 hours at factory conditions of ≤30°C/60%RH.
- 4. If baking is required, devices may be baked for 8 hours at 120°C±5°C.

#### NOTE

As the plastic package cannot be subjected to high temperature, it should be removed from devices before high temperature (120°C) baking. If shorter baking time is desired, please refer to *IPC/JEDECJ-STD-033* for baking procedure.



### 8.2. Manufacturing and Soldering

Push the squeegee to apply the solder paste on the surface of stencil, thus making the paste fill the stencil openings and then penetrate to the PCB. The force on the squeegee should be adjusted properly so as to produce a clean stencil surface on a single pass. To ensure the module soldering quality, the thickness of stencil for the module is recommended to be 0.18mm~0.20mm. For more details, please refer to **document [4]**.

It is suggested that the peak reflow temperature is 238°C ~245°C, and the absolute maximum reflow temperature is 245°C. To avoid damage to the module caused by repeated heating, it is strongly recommended that the module should be mounted after reflow soldering for the other side of PCB has been completed. The recommended reflow soldering thermal profile (lead-free reflow soldering) and related parameters are shown below.




Figure 49: Reflow Soldering Thermal Profile

**Table 55: Recommended Thermal Profile Parameters** 


Factor	Recommendation
Soak Zone	
Max slope	1 to 3°C/sec
Soak time (between A and B: 150°C and 200°C)	60 to 120 sec
Reflow Zone	



Max slope	2 to 3°C/sec
Reflow time (D: over 220°C)	40 to 60 sec
Max temperature	238°C ~ 245°C
Cooling down slope	1 to 4°C/sec
Reflow Cycle	
Max reflow cycle	1

# 8.3. Packaging

EC21 is packaged in tap and reel carriers. Each reel is 11.88m long and contains 250pcs modules. The figure below shows the package details, measured in mm.








Figure 50: Tape and Reel Specifications



# 9 Appendix A References

**Table 56: Related Documents** 

SN	Document Name	Remark
[1]	Quectel_EC2x&EG9x&EM05_Power_Management_ Application_Note	Power management application note for EC25, EC21, EC20 R2.0, EC20 R2.1, EG95, EG91 and EM05 modules
[2]	Quectel_EC2x&EG9x&EM05_AT_Commands_ Manual	AT commands manual for EC25, EC21, EC20 R2.0, EC20 R2.1, EG91, EG95 and EM05 modules
[3]	Quectel_EC25&EC21_GNSS_AT_Commands_Manual	EC25 and EC21 GNSS AT commands manual
[4]	Quectel_Module_Secondary_SMT_User_Guide	Module secondary SMT user guide
[5]	Quectel_EC21_Reference_Design	EC21 reference design
[6]	Quectel_RF_Layout_Application_Note	RF layout application note
[7]	Quectel_LTE_Module_Thermal_Design_Guide	Thermal design guide for LTE modules including EC25, EC21, EC20 R2.0, EC20 R2.1, EG91, EG95, EG25-G, EP06, EG06, EM06 and AG35.

**Table 57: Terms and Abbreviations** 

Abbreviation	Description
AMR	Adaptive Multi-rate
bps	Bits Per Second
CHAP	Challenge Handshake Authentication Protocol
CS	Coding Scheme
CSD	Circuit Switched Data
CTS	Clear To Send



DC-HSPA+	Dual-carrier High Speed Packet Access
DFOTA	Delta Firmware Upgrade Over The Air
DL	Downlink
DTR	Data Terminal Ready
DTX	Discontinuous Transmission
EFR	Enhanced Full Rate
ESD	Electrostatic Discharge
FDD	Frequency Division Duplex
FR	Full Rate
GLONASS	GLObalnaya NAvigatsionnaya Sputnikovaya Sistema, the Russian Global Navigation Satellite System
GMSK	Gaussian Minimum Shift Keying
GNSS	Global Navigation Satellite System
GPS	Global Positioning System
GSM	Global System for Mobile Communications
HR	Half Rate
HSPA	High Speed Packet Access
HSDPA	High Speed Downlink Packet Access
HSUPA	High Speed Uplink Packet Access
I/O	Input/Output
Inorm	Normal Current
LED	Light Emitting Diode
LNA	Low Noise Amplifier
LTE	Long Term Evolution
MIMO	Multiple Input Multiple Output
MO	Mobile Originated



MS	Mobile Station (GSM engine)
MT	Mobile Terminated
PAP	Password Authentication Protocol
PCB	Printed Circuit Board
PDU	Protocol Data Unit
PPP	Point-to-Point Protocol
QAM	Quadrature Amplitude Modulation
QPSK	Quadrature Phase Shift Keying
RF	Radio Frequency
RHCP	Right Hand Circularly Polarized
Rx	Receive
SGMII	Serial Gigabit Media Independent Interface
SIM	Subscriber Identification Module
SIMO	Single Input Multiple Output
SMS	Short Message Service
TDD	Time Division Duplexing
TDMA	Time Division Multiple Access
TD-SCDMA	Time Division-Synchronous Code Division Multiple Access
TX	Transmitting Direction
UL	Uplink
UMTS	Universal Mobile Telecommunications System
URC	Unsolicited Result Code
USIM	Universal Subscriber Identity Module
Vmax	Maximum Voltage Value
Vnorm	Normal Voltage Value



Vmin	Minimum Voltage Value
V <sub>IH</sub> max	Maximum Input High Level Voltage Value
V <sub>IH</sub> min	Minimum Input High Level Voltage Value
V <sub>IL</sub> max	Maximum Input Low Level Voltage Value
V <sub>IL</sub> min	Minimum Input Low Level Voltage Value
V <sub>I</sub> max	Absolute Maximum Input Voltage Value
V <sub>I</sub> min	Absolute Minimum Input Voltage Value
V <sub>OH</sub> max	Maximum Output High Level Voltage Value
V <sub>OH</sub> min	Minimum Output High Level Voltage Value
V <sub>OL</sub> max	Maximum Output Low Level Voltage Value
V <sub>OL</sub> min	Minimum Output Low Level Voltage Value
VSWR	Voltage Standing Wave Ratio
WCDMA	Wideband Code Division Multiple Access
WLAN	Wireless Local Area Network



# 10 Appendix B GPRS Coding Schemes

**Table 58: Description of Different Coding Schemes** 

Scheme	CS-1	CS-2	CS-3	CS-4
Code Rate	1/2	2/3	3/4	1
USF	3	3	3	3
Pre-coded USF	3	6	6	12
Radio Block excl. USF and BCS	181	268	312	428
BCS	40	16	16	16
Tail	4	4	4	-
Coded Bits	456	588	676	456
Punctured Bits	0	132	220	-
Data Rate Kb/s	9.05	13.4	15.6	21.4



# 11 Appendix C GPRS Multi-slot Classes

Twenty-nine classes of GPRS multi-slot modes are defined for MS in GPRS specification. Multi-slot classes are product dependent, and determine the maximum achievable data rates in both the uplink and downlink directions. Written as 3+1 or 2+2, the first number indicates the amount of downlink timeslots, while the second number indicates the amount of uplink timeslots. The active slots determine the total number of slots the GPRS device can use simultaneously for both uplink and downlink communications.

The description of different multi-slot classes is shown in the following table.

Table 59: GPRS Multi-slot Classes

Multislot Class	Downlink Slots	Uplink Slots	Active Slots
1	1	1	2
2	2	1	3
3	2	2	3
4	3	1	4
5	2	2	4
6	3	2	4
7	3	3	4
8	4	1	5
9	3	2	5
10	4	2	5
11	4	3	5
12	4	4	5
13	3	3	NA
14	4	4	NA



15	5	5	NA	
16	6	6	NA	
17	7	7	NA	
18	8	8	NA	
19	6	2	NA	
20	6	3	NA	
21	6	4	NA	
22	6	4	NA	
23	6	6	NA	
24	8	2	NA	
25	8	3	NA	
26	8	4	NA	
27	8	4	NA	
28	8	6	NA	
29	8	8	NA	
30	5	1	6	
31	5	2	6	
32	5	3	6	
33	5	4	6	



# 12 Appendix D EDGE Modulation and Coding Schemes

**Table 60: EDGE Modulation and Coding Schemes** 

Coding Scheme	Modulation	Coding Family	1 Timeslot	2 Timeslot	4 Timeslot
CS-1:	GMSK	/	9.05kbps	18.1kbps	36.2kbps
CS-2:	GMSK	/	13.4kbps	26.8kbps	53.6kbps
CS-3:	GMSK	/	15.6kbps	31.2kbps	62.4kbps
CS-4:	GMSK	/	21.4kbps	42.8kbps	85.6kbps
MCS-1	GMSK	С	8.80kbps	17.60kbps	35.20kbps
MCS-2	GMSK	В	11.2kbps	22.4kbps	44.8kbps
MCS-3	GMSK	A	14.8kbps	29.6kbps	59.2kbps
MCS-4	GMSK	С	17.6kbps	35.2kbps	70.4kbps
MCS-5	8-PSK	В	22.4kbps	44.8kbps	89.6kbps
MCS-6	8-PSK	A	29.6kbps	59.2kbps	118.4kbps
MCS-7	8-PSK	В	44.8kbps	89.6kbps	179.2kbps
MCS-8	8-PSK	A	54.4kbps	108.8kbps	217.6kbps
MCS-9	8-PSK	A	59.2kbps	118.4kbps	236.8kbps