Summit

PC/104 DDA06/16 Compatible

Revision: August 12, 2003



Reference Manual

Summit Reference Manual

Apex Embedded Systems 116 Owen Road Monona, WI 53716 Phone 608.256.0767 • Fax 608.256.0765

Copyright Notice:

Copyright © 1997-2003 by Apex Embedded Systems. All rights reserved.

Legal Notice:

Apex Embedded Systems' sole obligation for products that prove to be defective within 1 year from date of purchase will be for replacement or refund. Apex Embedded Systems gives no warranty, either expressed or implied, and specifically disclaims all other warranties, including warranties for merchantability and fitness. In no event shall Apex Embedded Systems' liability exceed the buyer's purchase price, nor shall Apex Embedded Systems be liable for any indirect or consequential damages.

This warranty does not apply to products which have been subject to misuse (including static discharge), neglect, accident or modification, or which have been soldered or altered during assembly and are not capable of being tested.

DO NOT USE PRODUCTS SOLD BY APEX EMBEDDED SYSTEMS AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS!

Products sold by Apex Embedded Systems are not authorized for use as critical components in life support devices or systems. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

i

Table of Contents

SUPPORT POLICY	IV
GENERAL SUPPORT POLICY Recommended sequence in obtaining customer support Need custom modifications?	IV IV IV
WELCOME	V
BENEFITS AND FEATURES	2
Executive Summary Photo	2
HARDWARE CONFIGURATION	5
BASE ADDRESS AND CONFIGURATION Example Base Address Base Address Table Compatibility Selection and Extended Functions High Vibration Environments	5 6 7 7
REGISTER SET	8
REGISTER SET SUMMARY DAC DATA REGISTERS Bit Definitions DAC Updates Jumper Settings Data Transfer DAC Outputs at Power-up Software Examples Output Voltage Conversion DAC STATUS REGISTERS Bit Definitions 8255 REGISTER SET 8255 Registers Digital I/O Connector J5 External DAC Trigger J4	
I/O CONNECTOR J10.	16

DAC RANGE SETTINGS J7	
Digital I/O Connector J5	
External DAC Trigger J4	
SPECIFICATION	
Analog Outputs	
Digital I/O Circuitry	
General	

Support Policy

General Support Policy.

We support all hardware products for a period of 3 months from time of delivery. See limited warranty terms.

Recommended sequence in obtaining customer support

Review user manuals for additional information not found in demo software.

Go to our website at <u>www.apexembedded.com/support.html</u>.

Contact us via email at <u>help@apexembedded.com</u>. Technical support related inquiry answered typically within a 24-hour period.

Need custom modifications?

Contact us for customization or modifications to our standard product. If you need large quantities we can generally save you money through optimizing card designs to meet your exact needs.

Welcome

Dear Valued Customer:

Thank you for your interest in our products and services.

Apex Embedded Systems "Continuous improvement" policy utilizes customer feedback to improve existing products and create new product offerings based on needs of our customers.

Continued Success,

Apex Embedded Systems



Caution

A discharge of static electricity from your hands can seriously damage certain electrical components on any circuit board. Before handling any board, discharge static electricity from yourself by touching a grounded conductor such as your computer chassis (your computer must be turned off). Whenever you handle a board, hold it by the edges and avoid touching any board components or cable connectors.

Chapter

Benefits and Features

The Stratus provides high functionality while making life a little easier

Executive Summary

What is the Summit?

The Summit is a six channel analog output card with 16-bit resolution. In addition, the Summit provides 24-lines of high current digital I/O. It is designed for use in systems where high reliability is of utmost importance while operating in harsh environments.

What are the Benefits to using the Summit? The Summit has the following features and benefits:

- Compatible with DDA06/16 for using existing drivers
- 16-bit data write operations double effective PC/104 bus bandwidth
- DAC updates through a variety of methods including an external TTL input
- Use REP INSW (286 or higher CPU) to read-in blocks of ADC data from FIFO further increasing bandwidth and reducing complexity.
- On-board LED to indicate that the Summit is being addressed. By observing the LED you can quickly determine system activity.
- Polarized locking I/O connector. This eliminates board failures due to incorrect connector orientation.
- High-current outputs 65mA sink, 15mA source. This is true even while operating at high temperatures.
- LED Status indicator. Useful in determining general status and in system debugging. A wide variety of signals can be routed to the LED via software selection.
- 8255 Software compatible interface structure. The hardware provides one 8255 compatible I/O ports that provide 24 lines of general purpose I/O.

- Direct interfacing to OPTO-22's isolated I/O racks. Digital I/O connectors organized to allow direct connection to OPTO-22's isolated I/O racks including the G4 series, the PB16-H, PB16-J, PB16-K, PB16-L, PB8H and the PB24HQ.
- Industrial temperature range from -40° C to $+85^{\circ}$ C
- No tantalum capacitors or electrolytic capacitors used in the design
- Single +5V supply operation



Photo

Chapter

Hardware Configuration

Base Address and Configuration



Example Base Address

Base Address = $768 \text{ or } 0x300 (11\ 0000\ 0000_2)$



		T - I- I	-
Base	Address	Tapi	е

Base Address	BA9	BA8	BA7	BA6	BA5	BA4
0x220	1	0	0	0	1	0
0x240	1	0	0	1	0	0
0x250	1	0	0	1	0	1
0x260	1	0	0	1	1	0
0x280	1	0	1	0	0	0
0x290	1	0	1	0	0	1
0x2A0	1	0	1	0	1	0
0x2B0	1	0	1	0	1	1
0x2C0	1	0	1	1	0	0
0x2D0	1	0	1	1	0	1
0x2E0	1	0	1	1	1	0
0x2F0	1	0	1	1	1	1
*0x300	1	1	0	0	0	0
0x310	1	1	0	0	0	1
0x320	1	1	0	0	1	0
0x330	1	1	0	0	1	1
0x340	1	1	0	1	0	0
0x350	1	1	0	1	0	1
0x360	1	1	0	1	1	0
0x370	1	1	0	1	1	1
0x380	1	1	1	0	0	0
0x390	1	1	1	0	0	1
0x3A0	1	1	1	0	1	0
0x3B0	1	1	1	0	1	1
0x3C0	1	1	1	1	0	0
0x3D0	1	1	1	1	0	1
0x3E0	1	1	1	1	1	0
0x3F0	1	1	1	1	1	1

Note: 1 = Jumper installed, 0 = Jumper not installed.

* Factory Default

Function	Mode	M3	M2	M1	M0
* DDA06 16-bit compatibility:	0	Х	0	0	0
- DAC update: simultaneous updating by reading any DAC register.					
- DAC status: not available					
DAC Status Registers	1	Х	0	0	1
- DAC update: simultaneous updating by reading at 0x0F register.					
- DAC status: read at MSB of each DAC					
DDA06 16-bit compatibility:	2	Х	0	1	0
- DAC update: individual update by writing to MSB of DAC register					
- DAC status: read at MSB of each DAC					
DDA06 16-bit compatibility:	3	Х	0	1	1
-DAC update: External simultaneous strobe, J5.22. Jumper J4.1 &					
J4.2 shorted. Rising edge detection.					
- DAC status: read at MSB of each DAC					
DDA06 16-bit compatibility:	4	Х	1	0	0
-DAC update: External simultaneous strobe, J5.22. Jumper J4.1 &					
J4.2 shorted. Falling edge detection.					
- DAC status: read at MSB of each DAC					
Reserved	5	1	Х	Х	Х

Compatibility Selection and Extended Functions

Note: 1 = Jumper installed, 0 = Jumper not installed. * Factory Default

When using the Summit with the Stratus-X board and its' SS&H output, you will want to use Summit mode-3 for updating the DAC outputs just after the last ADC channel is sampled (or just before the first channel sample is taken). Use Summit mode-4 for updating the DAC outputs after the ADC first channel is sampled (this is useful if you are utilizing an external simultaneous sample and hold board).

Note: When J5 pin 22 is configured as a DAC_STROBE, it is pulled up with a 10Kohm resistor.

High Vibration Environments

Apex offers factory installed surface mount zero ohm resistors to replace all jumpers.

Chapter



Register Set

Register Set Summary

Offset (Decimal)	Offset (Hex)	Write Register	Read Register
0	00	DAC Channel-A LSB	ISU (Mode 0 only), otherwise None
1	01	DAC Channel-A MSB (update channel-A)	ISU (Mode 0 only), otherwise DAC-A Status
2	02	DAC Channel-B LSB	ISU (Mode 0 only), otherwise None
3	03	DAC Channel-B MSB (update channel-B)	ISU (Mode 0 only), otherwise DAC-B Status
4	04	DAC Channel-C LSB	ISU (Mode 0 only), otherwise None
5	05	DAC Channel-C MSB (update channel-C)	ISU (Mode 0 only), otherwise DAC-C Status
6	06	DAC Channel-D LSB	ISU (Mode 0 only), otherwise None
7	07	DAC Channel-D MSB (update channel-D)	ISU (Mode 0 only), otherwise DAC-D Status
8	08	DAC Channel-E LSB	ISU (Mode 0 only), otherwise None
9	09	DAC Channel-E MSB (update channel-E)	ISU (Mode 0 only), otherwise DAC-E Status
10	0A	DAC Channel-F LSB	ISU (Mode 0 only), otherwise None
11	0B	DAC Channel-F MSB (update channel-F)	ISU (Mode 0 only), otherwise DAC-F Status
12	0C	8255 Port A Outputs	8255 Port A Inputs
13	0D	8255 Port B Outputs	8255 Port B Inputs
14	0E	8255 Port C Outputs	8255 Port C Inputs
15	0F	8255 Configure	ISU (Mode 1 only), otherwise None

Notes:

1 = Jumper installed, 0 = Jumper not installed. ISU == Initiate Simultaneous Update (1) (2)

DAC Data Registers

Base Ad	dress + 0	DA	Write								
D7	D6	D5	D4	D3	D2	D1	D0				
DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0				
Base Ad	dress + 1	DAC	DAC Channel-A High Ryte (MSR)								
D7	D6	D5	D4	D3	D2	D1	DO				
DA15	DA14	DA13	DA12	DA11	DA10	DA9	DA8				
Base Ad	dross + 9	DA	C Channal-R	Low Ryte (1	(SB)		Write				
Dast Au	D6	D5	D4	D3	D2	D1	D0				
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0				
Dece Ad	dunaa . 9		Channel D	I lizh Dres (l			W				
Dase Au	mess + 5	DAC	DIA DIA	nign byte (r	NISD) D9	D1					
DR15	DR14	DB13	DB12	DR11	DR10	DR0					
DDIJ	DD14	DDIJ	DDIZ	DBH	DBI0	DD9	DDo				
Base Ad	dress + 4	DA	C Channel-C	Low Byte (I	LSB)		Write				
D7	D6	D5	D4	D3	D2	D1	D0				
DC7	DC6	DC5	DC4	DC3	DC2	DC1	DC0				
Base Ad	dress + 5	DAC	Channel-C	High Byte (1	MSR)		Write				
Dast Au	D6	DAC D5	D4	D3	D2	D1	D0				
DC15	DC14	DC13	DC12	DC11	DC10	DC9	DC8				
Base Ad	dress + 6	DA	C Channel-D	Low Byte (I	LSB)		Write				
D7	D6	D5	D4	D3	D2	D1	DO				
DD7	DD6	DD5	DD4	DD3	DD2	DD1	DD0				
Base Ad	dress + 7	DAC	Channel-D	High Byte (1	MSB)		Write				
D7	D6	D5	D4	D3	D2	D1	D0				
DD15	DD14	DD13	DD12	DD11	DD10	DD9	DD8				
D 41	1 0			I. D. (1			XX7 •4				
Base Ad	aress + 8	DA	C Channel-E	LOW Byte (I	LSR)		wnte				
D 1	DB	115	D4	D3	D9	D1	D0				
DF7	DE6	DE5	DF 4	DE3	DE2	DF1	DF0				
DE7	D6 DE6	D5 DE5	D4 DE4	D3 DE3	D2 DE2	D1 DE1	D0 DE0				
DE7 Base Ad	D6 DE6 dress + 9	D5 DE5 DAC	D4 DE4 Channel-E	D3 DE3 High Byte (I	D2 DE2 VISB)	D1 DE1	DO DE0 Write				
DE7 Base Ad D7	D6 DE6 dress + 9 D6	D5 DE5 DAC D5	DE4 DE4 Channel-E D4	D3 DE3 High Byte (1 D3	D2 DE2 MSB) D2	D1 DE1 D1	DO DE0 Write DO				
DE7 Base Ad D7 DE15	D6 DE6 dress + 9 D6 DE14	D5 DE5 DAC D5 DE13	D4 DE4 Channel-E D4 D5 D4 D5 D6 D1 D12	D3 DE3 High Byte (1 D3 DE11	D2 DE2 WSB) D2 DE10	D1 DE1 D1 DE9	D0 DE0 Write D0 DE8				
DE7 Base Ad D7 DE15 Base Add	D6 DE6 dress + 9 D6 DE14 dress + 10	D5 DE5 DAC D5 DE13 DA	D4 DE4 Channel-E DE12 C Channel-F	D3 DE3 High Byte (1 D3 DE11 Low Byte (1	D2 DE2 MSB) D2 DE10 .SB)	D1 DE1 D1 DE9	D0 DE0 Write D0 DE8 Write				
DE7 Base Add D7 DE15 Base Add D7	D6 DE6 dress + 9 D6 DE14 dress + 10 D6	D5 DE5 DAC D5 DE13 DA(D5	D4 DE4 Channel-E DE12 C Channel-F D4	D3 DE3 High Byte (I D3 DE11 Low Byte (I D3	D2 DE2 VISB) DE10 .SB) D2	D1 DE1 D1 DE9 D1	D0 DE0 Write D0 DE8 Write D0				
DE7 Base Ad D7 DE15 Base Add D7 DF7	D6 DE6 dress + 9 D6 DE14 dress + 10 D6 DF6	D5 DE5 DAC D5 DE13 DA(D5 DF5	D4 DE4 Channel-E D4 D512 C Channel-F D4 DF4	D3 DE3 High Byte (I D3 DE11 Low Byte (I D3 DF3	D2 DE2 MSB) D2 DE10 .SB) D2 DF2	D1 DE1 DE9 D1 DF1	D0 DE0 Write D0 DE8 Write D0 DF0				
DE7 Base Add D7 DE15 Base Add D7 DF7 Base Add	D6 DE6 dress + 9 D6 DE14 dress + 10 DF6 DF6	D5 DE5 DAC D5 DE13 DAC D5 DF5	D4 DE4 Channel-E DE12 C Channel-F D4 DF4	D3 DE3 High Byte (1 D3 DE11 Low Byte (1 D3 DF3 High Byte (1	D2 DE2 MSB) DE10 SB) D2 DF2 MSB)	D1 DE1 DE9 D1 DF1	D0 DE0 Write D0 DE8 Write D0 DF0 DF0				
DE7 Base Add D7 DE15 Base Add D7 DF7 Base Add D7	D6 DE6 dress + 9 D6 DE14 dress + 10 D6 DF6 dress + 11 D6	D5 DE5 DAC D5 DE13 DAC D5 DF5 DAC D5	D4 DE4 Channel-E DE12 C Channel-F D4 DF4 C Channel-F D4	D3 DE3 High Byte (I D3 DE11 Low Byte (I D3 DF3 High Byte (I D3	D2 DE2 VISB) DE10 .SB) DF2 VISB) D2	D1 DE1 DE9 D1 DF1 DF1	D0 DE0 Write D0 DE8 Write D0 DF0 Write DF0 Write				
DE7 Base Add DE15 Base Add D7 DF7 Base Add D7 DF15	D6 DE6 dress + 9 D6 DE14 dress + 10 DF6 dress + 11 D6 DF14	D5 DE5 DAC D5 DE13 DAC D5 DF5 DAC D5 DF13	D4 DE4 Channel-E DE12 C Channel-F D4 DF4 C Channel-F D4 DF4 C Channel-F D4 DF12	D3 DE3 High Byte (I D3 DE11 Low Byte (I D3 DF3 High Byte (I D73 DF3 High Byte (I D73	D2 DE2 MSB) D2 DE10 SB) D2 DF2 MSB) D2 DF10	D1 DE1 DE9 D1 DF1 DF1 DF9	D0 DE0 Write D0 DE8 Write D0 DF0 Write DF0 DF0 DF0 DF0 DF0 DF0				

Bit Definitions	DA[15:0]	=	DAC Channel-A data. DA0 is the least significant bit and DA15 is the most significant data bit.				
	DB[15:0]	=	DAC Channel-B data. DB0 is the least significant bit and DB15 is the most significant data bit.				
	DC[15:0]	=	DAC Channel-C data. DC0 is the least significant bit and DC15 is the most significant data bit.				
	DD[15:0]	=	DAC Channel-D data. DD0 is the least significant bit and DD15 is the most significant data bit.				
	DE[15:0]	=	DAC Channel-E data. DE0 is the least significant bit and DE15 is the most significant data bit.				
	DF[15:0]	=	DAC Channel-F data. DF0 is the least significant bit and DF15 is the most significant data bit.				
DAC Lindatos	The Summit	has seve	ral methods of DAC updating depending on the mode jumper				
DAC Opuales	selection as sl	hown in	the Compatibility Selection and Extended Functions Table.				
Jumper Settings	The results of changing jumper settings at J7 will only take affect after a DAC update has occurred.						
Data Transfer	Data transfer to a DAC channel can be performed in 8-bit or 16-bit I/O write transactions. The 8-bit DAC registers can be written 8-bits at a time or 16-bits by writing the data as a 16-bit I/O transaction (Examples: "out dx, ax" or "outpw(base_address+4, dac_value)").						
DAC Outputs at Power-up	At power-up	or rese	t the DAC outputs are at set to zero volts.				
	The DAC ou	tputs are	e always enabled and available for use.				
Software Examples	Examples of	how to	write to the DAC output registers.				
2	8-Bit Writes i unsigned int	n C/C+ : dac_val	-+: Lue;				
	outportb(ba outportb(ba 	use_addre use_addre	ess+0, dac_value & 0xFF); ess+1, dac_value >> 8);				

```
16-Bit Write in C/C++:
unsigned int dac_value;
```

```
...
outpw( base_address+0, dac_value );
...
```

Output Voltage Conversion

Output	Output Besolution		Voltage	Binary Code			
Range	Resolution	-FS	+FS	-Full Scale	+Full Scale		
$\pm 10V$	305uV	-10	+10	0000 0000 0000 0000	1111 1111 1111 1111		
\pm 5V	153uV	-5	+5	0000 0000 0000 0000	1111 1111 1111 1111		
0-10V	153uV	0.00	+10	0000 0000 0000 0000	1111 1111 1111 1111		
0-5V	76uV	0.00	+5	0000 0000 0000 0000	1111 1111 1111 1111		

DAC Status Registers

The DAC Status Register is available in all modes except mode zero. The two least significant bits, BPx and RGx, reflect the DAC jumper settings. This is very useful for software in determining how to convert voltage values to the raw DAC output values. BSYx is a busy bit indicating that the internal state machine is busy writing data to the DAC which is completed in less than five microseconds.

Base Address + 1DAC Channel-A Status Byte (MSB)						Read	
D7	D6	D5	D4	D3	D2	D1	D0
BSYA	0	0	0	0	0	BPA	RGA

Base Ad	Base Address + 3 DAC Channel-B Status Byte (MSB)						Read
D7	D6	D5	D4	D3	D2	D1	D0
BSYB	0	0	0	0	0	BPB	RGB

Base Ad	e Address + 5 DAC Channel-C Status Byte (MSB)						Read
D7	D6	D5	D4	D3	D2	D1	D0
BSYC	0	0	0	0	0	BPC	RGC

Base Ad	Base Address + 7 DAC Channe			nnel-D Status Byte (MSB)				
D7	D6	D5	D4	D3	D2	D1	D0	
BSYD	0	0	0	0	0	BPD	RGD	

Base Ad	dress + 9	DAC Channel-E Status Byte (MSB)					Read
D7	D6	D5	D4	D3	D2	D1	D0
BSYE	0	0	0	0	0	BPE	RGE

Base Add	dress + 11	DAC Channel-F Status Byte (MSB)					Read
D7	D6	D5	D4 D3 D2 D1				
BSYF	0	0	0	0	0	BPF	RGF

Bit Definitions	BSYx	=	DAC Channel-x Busy Status. If busy is a one then the internal state machine is busy sending a new value to the DAC. This occurs in about 5 microseconds.
	RGx	=	DAC Channel-x Range Jumper. 0 = 5V range, no jumper installed 1 = 10V range, jumper installed
	BPx	=	DAC Channel-x Bipolar Jumper. 0 = Unipolar output, no jumper installed 1 = Bipolar output, jumper installed

8255 Register Set

8255 Registers Detailed register information for 8255 device #1. Both bit names and associated connector placement are shown where applicable (i.e. ref.pin#).

Base + 12		8253	5 Port A Reg	ister		F	Read/Write
D7	D6	D5	D4	D3	D2	D1	D0
1A7	1A6	1A5	1A4	1A3	1A2	1A1	1A0
Associated	Connector	Pins:					
J5.1	15.3	15.5]5.7	J5.9	J5.11	J5.13	J5.15

Base + 13		8255 Port B Register							
D7	D6	D5	D4	D3	D2	D1	D0		
1B7	1B6	1B5	1B4	1B3	1B2	1B1	1B0		
Associated	Connector	Pins:							
J5.33	J5.35	J5.37	J5.39	J5.41	J5.43	J5.45	J5.47		

Base + 14		8255 Port C Register Read/W							
D7	D6	D5	D4	D3	D2	D1	DO		
1C7	1C6	1C5	1C4	1C3	1C2	1C1	1C0		
Associated	Connector	Pins:							
J5.17	J5.19	J5.21	J5.23	J5.25	J5.27	J5.29	J5.31		

Base + 15		8255 Configuration Register W					
D7	D6	D5	D4	D3	D2	D1	D0
Mode		Grou	up A			Group B	
Set	M3	M2	А	CH	M1	В	CL

8255 Configuration codes valid for the Summit. Only Mode 0 is supported.

	Port Di	rection		Hex	Decimal
Α	СН	CL	В	Value	Value
IN	IN	IN	IN	0x9B	155
IN	IN	IN	OUT	0x99	153
IN	OUT	OUT	IN	0x92	146
IN	OUT	OUT	OUT	0x90	144
OUT	IN	IN	IN	0x8B	139
OUT	IN	IN	OUT	0x89	137
OUT	OUT	OUT	IN	0x82	130
OUT	OUT	OUT	OUT	0x80	128

Digital I/O Connector J5.

Α7	1		2	GND
A6	3	• •	4	GND
А5	5	• •	6	GND
A4	7	• •	8	GND
A3	9	• •	10	GND
A2	11	• •	12	GND
A1	13	• •	14	GND
A0	15	• •	16	GND
C7	17	• •	18	GND
C6	19	• •	20	GND
C5	21	• •	22	GND / DAC_STROBE
C4	23	• •	24	GND
C3	25	• •	26	GND
C2	27	• •	28	GND
C1	29	• •	30	GND
C0	31	• •	32	GND
B7	33	• •	34	GND
B6	35	• •	36	GND
B5	37	• •	38	GND
B4	39	• •	40	GND
B3	41	• •	42	GND
B2	43	• •	44	GND
B1	45	• •	46	GND
B0	47	• •	48	GND
+5V	49	• •	50	GND

External DAC Trigger J4

	1	2	3	
J4		•	•	

Jumper Position	Function
1-2*	External DAC simultaneous strobe input at J5 pin 22
	(J5.22)
2-3	J5 pin 22 grounded (for OPTO 22 rack compatibility)
	External Interrupt Source 0 not available.

* Factory Default

Note: When J5 pin 22 is configured as a DAC_STROBE, it is pulled up with a 10Kohm resistor.



Calibration

Calibration made easy

Perform the following procedure to adjust DAC channel-n:

- 1. Select the desired output range by adjusting jumper settings at J7.
- 2. Output full scale by writing 65535 (0xFFFF) to the DAC output register.
- 3. Adjust potentiometer GAIN(n) until the desired full scale is reached. For example: if you have selected 0-5V output, then adjust the DAC output for 5.0000 volts.
- 4. Calibration is complete.

Chapter

Connector Summary

I/O Connector J10

DAC CH A Output	1		-	2	100
DAC CH-A Output	1			2	Π
DAC CH-B Output	3	•		4	Ana
DAC CH-C Output	5	•	Õ	6	Ana
DAC CH-D Output	7	•	Õ	8	Ana
DAC CH-E Output	9	•	Õ	10	Ana
DAC CH-F Output	11	•	•	12	Ana
No Connection	13			14	No

Analog Ground (AGND) No Connection

J8

DAC Range Settings J7

RGA	1		2	DAC-A Range
BPA	3	• •	4	DAC-A Bipolar
RGB	5	• •	6	DAC-B Range
BPB	7	• •	8	DAC-B Bipolar
RGC	9	• •	10	DAC-C Range
BPC	11	• •	12	DAC-C Bipolar
RGD	13	• •	14	DAC-D Range
BPD	15	• •	16	DAC-D Bipolar
RGE	17	• •	18	DAC-E Range
BPE	19	• •	20	DAC-E Bipolar
RGF	21	• •	22	DAC-F Range
BPF	23	• •	24	DAC-F Bipolar

BPA	RGA	DAC Channel-A Range
0	0	0 to +5 Volts *
0	1	0 to ± 10 Volts
1	0	-5 to +5 Volts
1	1	-10 to +10 Volts

* Factory Default

Note: 1 = Jumper installed, 0 = Jumper not installed.

BPB	RGB	DAC Channel-B Range
0	0	0 to +5 Volts *
0	1	0 to +10 Volts
1	0	-5 to +5 Volts
1	1	-10 to +10 Volts
		-

* Factory Default

Note: 1 = Jumper installed, 0 = Jumper not installed.

BPC	RGC	DAC Channel-C Range
0	0	$0 \text{ to } +5 \text{ Volts }^*$
0	1	0 to +10 Volts
1	0	-5 to +5 Volts
1	1	-10 to +10 Volts

* Factory Default

Note: 1 = Jumper installed, 0 = Jumper not installed.

BPD	RGD	DAC Channel-D Range
0	0	0 to +5 Volts *
0	1	0 to +10 Volts
1	0	-5 to +5 Volts
1	1	-10 to +10 Volts

* Factory Default

Note: 1 = Jumper installed, 0 = Jumper not installed.

BPE	RGE	DAC Channel-E Range
0	0	0 to +5 Volts *
0	1	0 to +10 Volts
1	0	-5 to +5 Volts
1	1	-10 to +10 Volts

* Factory Default

Note: 1 = Jumper installed, 0 = Jumper not installed.

BPF	RGF	DAC Channel-F Range
0	0	0 to +5 Volts *
0	1	0 to $+10$ Volts
1	0	-5 to +5 Volts
1	1	-10 to +10 Volts

* Factory Default

Note: 1 = Jumper installed, 0 = Jumper not installed.

Digital I/O Connector J5.

Α7	1		2	GND
A6	3	• •	4	GND
А5	5	• •	6	GND
A4	7	• •	8	GND
A3	9	• •	10	GND
A2	11	• •	12	GND
A1	13	• •	14	GND
A0	15	• •	16	GND
C7	17	• •	18	GND
C6	19	• •	20	GND
C5	21	• •	22	GND / DAC_STROBE
C4	23	• •	24	GND
C3	25	• •	26	GND
C2	27	• •	28	GND
C1	29	• •	30	GND
C 0	31	• •	32	GND
B7	33	• •	34	GND
B6	35	• •	36	GND
B5	37	• •	38	GND
B4	39	• •	40	GND
B3	41	• •	42	GND
B2	43	• •	44	GND
B1	45	• •	46	GND
B0	47	• •	48	GND
+5V	49	• •	50	GND

External DAC Trigger J4

	1	2	3	
J4		•	•	

Jumper Position	Function
1-2*	External DAC trigger input at J5 pin 22 (J5.22)
2-3	J5 pin 22 grounded (for OPTO 22 rack compatibility)
	External Interrupt Source 0 not available.

* Factory Default

Note: When J5 pin 22 is configured as a DAC_STROBE, it is pulled up with a 10Kohm resistor.

Chapter

Specification

Analog Outputs	Resolution Number of Channels Output Voltage Ranges Output Coupling Output Impedance Output short-circuit Offset Error Gain Error Differential non-linearity Settle Time Integral non-linearity DAC Update Monotonicity Guaranteed	16-bits 6 DACs $\pm 10V, \pm 5V, 0-10V, 0-5V.$ Maximum current to 5 milliamps per channel. Each channel independently configurable by jumpers. DC less than one ohm (0.7 Ω typical), from 0 to ± 5 mA ± 35 mA continuous less than 8 LSB Adjustable to 0 LSB by potentiometer ± 1 LSB maximum 10 microseconds ± 1 LSB maximum Selectable by jumper: (1) Simultaneous by reading any DAC Register, (2) Simultaneous updating by reading at base_address+0xF register, (3) Individual by writing to DAC MSB register, and (4) Simultaneous via external Strobe.
Digital I/O Circuitry	Functionality Number of digital I/O lines Direction Input Voltage, all inputs: Low High Current Output Voltage, all outputs: Low High Pull up resistors	82C55A, quantity of two 48 All lines programmable for input or output in groups of eight TTL compatible -0.5V min, 0.8V max 2.0V min, 5.5V max 5uA max (high), -1.2mA max (low) TTL compatible 0.5 V max @ 24mA, 0.55V max @ 64mA 2.4 V @ - 3mA, 2.0V @ -15mA 10K on all digital I/O
General	Operating temperature range Storage temperature range Factory Calibration Humidity	-40 to 85°C -55 to 125°C Full NIST Traceable 0 to 95% non-condensing

Power Supply Interface

+5 VDC ± 5% at 550mA PC/104 8- or 16-bit



Limited Warranty

Unless altered by written agreement, APEX EMBEDDED SYSTEMS (APEX) warrants to the original purchaser for a period of one year from the date of original purchase, that the products shall be free from defects in material and workmanship. APEX's obligation under this warranty is limited to replacing or repairing, at its option and its designated site, any products (except consumables) within the warranty period that are returned to APEX in the original shipping container(s) with an APEX RMA number referenced on the shipping documents.

This warranty will not apply to products that have been misused, abused, or altered. This warranty will not apply to prototypes of any kind, engineering services, software or products under pre-release status. Any returns must be supported by a Return Material Authorization (RMA) number issued by APEX. APEX reserves the right to refuse delivery of any shipment containing any shipping carton which does not have an RMA number displayed on the outside. Purchaser shall prepay transportation to APEX's location. If returned parts or products are repaired under the terms of this warranty, APEX will pay return transportation charges. Allow six (6) to eight (8) weeks for warranty repairs.

THE FOREGOING WARRANTY IS IN LIEU OF ALL WARRANTIES, EITHER EXPRESSED OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTY OF MERCHANTABILITY OR FITNESS FOR THE PARTICULAR PURPOSE, AND OF ANY OTHER OBLIGATION ON THE PART OF APEX.

Warranty return address: Apex Embedded Systems Attn: Customer Service. RMA#_____ 116 Owen Road Monona, WI 53716